Electronic Components Datasheet Search
  English  ▼

X  

HD64F36049 Datasheet(PDF) 194 Page - Renesas Technology Corp

Part # HD64F36049
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Tiny Series
PDF  562 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36049 Datasheet(HTML) 194 Page - Renesas Technology Corp

Back Button HD64F36049 Datasheet HTML 190Page - Renesas Technology Corp HD64F36049 Datasheet HTML 191Page - Renesas Technology Corp HD64F36049 Datasheet HTML 192Page - Renesas Technology Corp HD64F36049 Datasheet HTML 193Page - Renesas Technology Corp HD64F36049 Datasheet HTML 194Page - Renesas Technology Corp HD64F36049 Datasheet HTML 195Page - Renesas Technology Corp HD64F36049 Datasheet HTML 196Page - Renesas Technology Corp HD64F36049 Datasheet HTML 197Page - Renesas Technology Corp HD64F36049 Datasheet HTML 198Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 194 / 562 page
background image
Section 11 Timer B1
Rev. 3.00 Mar. 15, 2006 Page 162 of 526
REJ09B0060-0300
11.3
Register Descriptions
The timer B1 has the following registers.
• Timer mode register B1 (TMB1)
• Timer counter B1 (TCB1)
• Timer load register B1 (TLB1)
11.3.1
Timer Mode Register B1 (TMB1)
TMB1 selects the auto-reload function and input clock.
Bit
Bit Name
Initial
Value
R/W
Description
7
TMB17
0
R/W
Auto-Reload Function Select
0: Interval timer function selected
1: Auto-reload function selected
6
5
4
3
1
1
1
1
Reserved
These bits are always read as 1.
2
1
0
TMB12
TMB11
TMB10
0
0
0
R/W
R/W
R/W
Clock Select
000: Internal clock:
φ/8192
001: Internal clock:
φ/2048
010: Internal clock:
φ/512
011: Internal clock:
φ/256
100: Internal clock:
φ/64
101: Internal clock:
φ/16
110: Internal clock:
φ/4
111: External event (TMIB1): rising or falling edge*
Note: * The edge of the external event signal is
selected by bit IEG1 in the interrupt edge
select register 1 (IEGR1). See section 3.2.1,
Interrupt Edge Select Register 1 (IEGR1), for
details. Before setting TMB12 to TMB10 to 1,
IRQ1 in the port mode register 1 (PMR1)
should be set to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com