HD64F36049 datasheet(266/562 Pages) RENESAS

266 / 562 page

Section 14 Timer Z

Rev. 3.00 Mar. 15, 2006 Page 234 of 526

REJ09B0060-0300

14.3.12

Timer Interrupt Enable Register (TIER)

TIER enables or disables interrupt requests for overflow or GR compare match/input capture.

Timer Z has two TIER registers, one for each channel.

Bit

Bit Name

Initial

Value

R/W

Description

7 to 5



All 1



Reserved

These bits are always read as 1.

OVIE

R/W

Overflow Interrupt Enable

0: Interrupt requests (OVI) by OVF or UDF flag are

disabled

1: Interrupt requests (OVI) by OVF or UDF flag are

enabled

IMIED

R/W

Input Capture/Compare Match Interrupt Enable D

0: Interrupt requests (IMID) by IMFD flag are disabled

1: Interrupt requests (IMID) by IMFD flag are enabled

IMIEC

R/W

Input Capture/Compare Match Interrupt Enable C

0: Interrupt requests (IMIC) by IMFC flag are disabled

1: Interrupt requests (IMIC) by IMFC flag are enabled

IMIEB

R/W

Input Capture/Compare Match Interrupt Enable B

0: Interrupt requests (IMIB) by IMFB flag are disabled

1: Interrupt requests (IMIB) by IMFB flag are enabled

IMIEA

R/W

Input Capture/Compare Match Interrupt Enable A

0: Interrupt requests (IMIA) by IMFA flag are disabled

1: Interrupt requests (IMIA) by IMFA flag are enabled

HD64F36049 Datasheet(PDF) 266 Page - Renesas Technology Corp

HD64F36049 Datasheet(HTML) 266 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL