SH7101 datasheet(162/486 Pages) RENESAS

162 / 486 page

8. Multi-Function Timer Pulse Unit (MTU)

Rev.2.00 Sep. 27, 2007 Page 128 of 448

REJ09B0394-0200

8.3.9

Timer Synchro Register (TSYR)

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous

operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when

the corresponding bit in TSYR is set to 1.

Bit

Bit Name

Initial

value

R/W

Description

SYNC4

SYNC3

R/W

Timer Synchro 4 and 3

These bits are used to select whether operation is

independent of or synchronized with other channels.

When synchronous operation is selected, the TCNT

synchronous presetting of multiple channels, and

synchronous clearing by counter clearing on another

channel, are possible.

To set synchronous operation, the SYNC bits for at least

two channels must be set to 1. To set synchronous

clearing, in addition to the SYNC bit, the TCNT clearing

source must also be set by means of bits CCLR0 to

CCLR2 in TCR.

0: TCNT_4 and TCNT_3 operate independently (TCNT

presetting/clearing is unrelated to other channels)

1: TCNT_4 and TCNT_3 performs synchronous

operation

TCNT synchronous presetting/synchronous clearing is

possible

5 to 3

⎯

All 0

Reserved

These bits are always read as 0. Only 0 should be written

to these bits.

SH7101 Datasheet(PDF) 162 Page - Renesas Technology Corp