Electronic Components Datasheet Search
  English  ▼

X  

3886 Datasheet(PDF) 288 Page - Renesas Technology Corp

Part # 3886
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  380 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

3886 Datasheet(HTML) 288 Page - Renesas Technology Corp

Back Button 3886 Datasheet HTML 284Page - Renesas Technology Corp 3886 Datasheet HTML 285Page - Renesas Technology Corp 3886 Datasheet HTML 286Page - Renesas Technology Corp 3886 Datasheet HTML 287Page - Renesas Technology Corp 3886 Datasheet HTML 288Page - Renesas Technology Corp 3886 Datasheet HTML 289Page - Renesas Technology Corp 3886 Datasheet HTML 290Page - Renesas Technology Corp 3886 Datasheet HTML 291Page - Renesas Technology Corp 3886 Datasheet HTML 292Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 288 / 380 page
background image
3886 Group User’s Manual
APPLICATION
2-171
2.15 Flash memory
Fig. 2.15.10 CPU reprogramming control program example (1)
*1: Waiting by software until VPP input voltage is stabilized at VPPH
is recommended. (Refer to Figures 2.15.14 and 2.15.15 VPP voltage control timing A .)
*2: The waiting time depends on VPP control circuit (Refer to Figures
2.15.14 and 2.15.15 VPP voltage control timing C .)
CPU reprogramming mode
select bit = “1”
Port Pi1 = “1”
Interrupt disable processing
NO
YES
Wait 5 ms
CPU reprogramming
mode monitor flag
= “1” ?
NO
YES
*2
CPU reprogramming
control program example
Serial I/O initialization
set
Note: In this example, the following program is transferred to and executed on the internal
RAM.
Apply VPP voltage = VPPH
waiting for stabilization *1
CPU reprogramming
mode monitor flag
= “1” ?
In this program example, the flash memory is reprogrammed by
receiving each 1 byte of data from serial I/O.
12 V applied circuit
to VPP “ON”
➁ Transition to CPU reprogramming mode
Initialize watchdog timer (write to
watchdog timer control register) to prevent
generation of watchdog timer interrupt
during this processing.
Confirmation that CPU
reprogramming mode
is valid.
Continued to “CPU reprogramming control
program example (2)” on the next page.
➀ Preparing for transition to CPU
reprogramming mode
Disable the interrupt of built-in
peripheral functions in this processing.
Also, initialize watchdog timer (write to
watchdog timer control register) to
prevent generation of watchdog timer
interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com