Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 283 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 283 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 279Page - Intel Corporation 82G33 Datasheet HTML 280Page - Intel Corporation 82G33 Datasheet HTML 281Page - Intel Corporation 82G33 Datasheet HTML 282Page - Intel Corporation 82G33 Datasheet HTML 283Page - Intel Corporation 82G33 Datasheet HTML 284Page - Intel Corporation 82G33 Datasheet HTML 285Page - Intel Corporation 82G33 Datasheet HTML 286Page - Intel Corporation 82G33 Datasheet HTML 287Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 283 / 437 page
background image
Integrated Graphics Device Registers (D2:F0,F1)
(Intel® 82Q35, 82Q33, 82G33 GMCH Only)
Datasheet
283
Bit
Access &
Default
Description
0
RO
0b
Graphics Reset (GDR): Setting this bit asserts graphics-only reset.
The clock domains to be reset are determined by GRDOM. Hardware
resets this bit when the reset is complete. Setting this bit without
waiting for it to clear, is undefined behavior.
Once this bit is set to a 1, all GFX core MMIO registers are returned to
power on default state. All Ring buffer pointers are reset, command
stream fetches are dropped and ongoing render pipeline processing is
halted, state machines and State Variables returned to power on
default state. If the Display is reset, all display engines are halted
(garbage on screen). VGA memory is not available; Store DWords and
interrupts are not ensured to be completed. Device #2 IO registers
are not available.
Device 2 Configuration registers continue to be available while
Graphics reset is asserted.
This bit is hardware auto-clear.
8.2.24
PMCAPID—Mirror of Fun 0 Power Management
Capabilities ID
B/D/F/Type:
0/2/1/PCI
Address Offset:
D0–D1h
Default Value:
0001h
Access:
RO
Size:
16 bits
This register is a mirror of function 0 with the same R/W attributes. The hardware
implements a single physical register common to both functions 0 and 1.
Bit
Access &
Default
Description
15:8
RO
00h
Next Capability Pointer (NEXT_PTR): This contains a pointer to
next item in capabilities list. This is the final capability in the list and
must be set to 00h.
7:0
RO
01h
Capability Identifier (CAP_ID): SIG defines this ID is 01h for power
management.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com