Electronic Components Datasheet Search
  English  ▼

X  

376 Datasheet(PDF) 26 Page - Intel Corporation

Part # 376
Description  376TM HIGH PERFORMANCE 32-BIT EMBEDDED PROCESSOR
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

376 Datasheet(HTML) 26 Page - Intel Corporation

Back Button 376 Datasheet HTML 22Page - Intel Corporation 376 Datasheet HTML 23Page - Intel Corporation 376 Datasheet HTML 24Page - Intel Corporation 376 Datasheet HTML 25Page - Intel Corporation 376 Datasheet HTML 26Page - Intel Corporation 376 Datasheet HTML 27Page - Intel Corporation 376 Datasheet HTML 28Page - Intel Corporation 376 Datasheet HTML 29Page - Intel Corporation 376 Datasheet HTML 30Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 95 page
background image
376 EMBEDDED PROCESSOR
Table 31 Access Rights Byte Definition for Code and Data Descriptors
Bit
Name
Function
Position
7
Present (P)
P e 1
Segment is mapped into physical memory
P e 0
No mapping to physical memory exits
6 – 5
Descriptor Privilege
Segment privilege attribute used in privilege tests
Level (DPL)
4
Segment
S e 1
Code or Data (includes stacks) segment descriptor
Descriptor (S)
S e 0
System Segment Descriptor or Gate Descriptor
3
Executable (E)
E e 0
Descriptor type is data segment
If
2
Expansion
ED e 0 Expand up segment offsets must be s limit
Data
Direction (ED)
ED e 1 Expand down segment offsets must be l limit
Segment
1
Writable (W)
(S e 1
W e 0 Data segment may not be written into
E e 0)
*
W e 1 Data segment may be written into
3
Executable (E)
If
E e 1
Descriptor type is code segment
2
Conforming (C)
Code
C e 1
Code segment may only be executed when
Segment
CPL t DPL and CPL remains unchanged
1
Readable (R)
(S e 1
R e 0 Code segment may not be read
E e 1)
*
R e 1 Code segment may be read
0
Accessed (A)
A e 0
Segment has not been accessed
A e 1
Segment selector has been loaded into segment register
or used by selector test instructions
generated that is a truncated version of this linear
address Truncation will be to the maximum number
of address bits It is recommended to place EPROM
at the highest physical address and DRAM at the
lowest physical addresses
Code and Data Descriptors (Se1)
Figure 34 shows the general format of a code and
data descriptor and Table 31 illustrates how the bits
in the Access Right Byte are interpreted
Code and data segments have several descriptor
fields in common The accessed bit A is set when-
ever the processor accesses a descriptor The gran-
ularity bit G specifies if a segment length is 1-byte-
granular or 4-Kbyte-granular
Base address bits
31 – 24 which are normally found in 80386 descrip-
tors are not made externally available on the 80376
They do not affect the operation of the 80376 The
A31–A24 field should be set to allow an 80386 to
correctly execute with EPROM at the upper 4096
Mbytes of physical memory
System Descriptor Formats (S e 0)
System segments describe information about oper-
ating system tables tasks and gates Figure 35
shows the general format of system segment de-
scriptors and the various types of system segments
80376 system descriptors (which are the same as
80386 descriptor types 2 5 9 B C E and F) contain
a 32-bit logical base address and a 20-bit segment
limit
Selector Fields
A selector has three fields Local or Global Descrip-
tor Table Indicator (TI) Descriptor Entry Index (In-
dex) and Requestor ( the selector’s) Privilege Level
(RPL) as shown in Figure 36 The TI bit selects ei-
ther the Global Descriptor Table or the Local De-
scriptor Table The Index selects one of 8K descrip-
tors in the appropriate descriptor table The RPL bits
allow high speed testing of the selector’s privilege
attributes
Segment Descriptor Cache
In addition to the selector value every segment reg-
ister has a segment descriptor cache register asso-
ciated with it Whenever a segment register’s con-
tents are changed the 8-byte descriptor associated
with that selector is automatically loaded (cached)
on the chip Once loaded all references to that seg-
ment use the cached descriptor information instead
of reaccessing the descriptor The contents of the
descriptor cache are not visible to the programmer
Since descriptor caches only change when a seg-
ment register is changed programs which modify
the descriptor tables must reload the appropriate
segment registers after changing a descriptor’s
value
26



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com