Electronic Components Datasheet Search
  English  ▼

X  

376 Datasheet(PDF) 46 Page - Intel Corporation

Part # 376
Description  376TM HIGH PERFORMANCE 32-BIT EMBEDDED PROCESSOR
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

376 Datasheet(HTML) 46 Page - Intel Corporation

Back Button 376 Datasheet HTML 42Page - Intel Corporation 376 Datasheet HTML 43Page - Intel Corporation 376 Datasheet HTML 44Page - Intel Corporation 376 Datasheet HTML 45Page - Intel Corporation 376 Datasheet HTML 46Page - Intel Corporation 376 Datasheet HTML 47Page - Intel Corporation 376 Datasheet HTML 48Page - Intel Corporation 376 Datasheet HTML 49Page - Intel Corporation 376 Datasheet HTML 50Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 95 page
background image
376 EMBEDDED PROCESSOR
240182 – 24
Following any idle bus state (Ti) bus cycles are non-pipelined Within non-pipelined bus cycles NA is only sampled
during wait states Therefore to begin pipelining during a group of non-pipelined bus cycles requires a non-pipelined
cycle with at least one wait state (Cylcle 2 above)
Figure 49 Transitioning to Pipelining during Burst of Bus Cycles
If NA is sampled active the 80376 is free to drive the
address and bus cycle definition of the next bus cy-
cle and assert ADS as soon as it has a bus request
internally pending It may drive the next address as
early as the next bus state whether the current bus
cycle is acknowledged at that time or not
Regarding the details of pipelining the 80376 has
the following characteristics
1 The next address and status may appear as early
as the bus state after NA was sampled active (see
Figures 49 or 410) In that case state T2P is
entered immediately However when there is not
an internal bus request already pending the next
address and status will not be available immedi-
ately after NA is asserted and T2I is entered in-
stead of T2P (see Figure 411 Cycle 3) Provided
the
current
bus
cycle
isn’t
yet
acknow-
ledged by READY asserted T2P will be entered
as soon as the 80376 does drive the next address
and status External hardware should therefore
observe the ADS output as confirmation the next
address and status are actually being driven on
the bus
2 Any address and status which are validated by a
pulse on the 80376 ADS output will remain stable
on the address pins for at least two processor
clock periods The 80376 cannot produce a new
address and status more frequently than every
two processor clock periods (see Figures 49
410 and 411)
3 Only the address and bus cycle definition of the
very next bus cycle is available The pipelining ca-
pability cannot look further than one bus cycle
ahead (see Figure 411 Cycle 1)
46



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com