Electronic Components Datasheet Search
  English  ▼

X  

LAN9354 Datasheet(PDF) 41 Page - Microchip Technology

Part # LAN9354
Description  3-Port 10/100 Managed Ethernet Switch
PDF  487 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9354 Datasheet(HTML) 41 Page - Microchip Technology

Back Button LAN9354 Datasheet HTML 37Page - Microchip Technology LAN9354 Datasheet HTML 38Page - Microchip Technology LAN9354 Datasheet HTML 39Page - Microchip Technology LAN9354 Datasheet HTML 40Page - Microchip Technology LAN9354 Datasheet HTML 41Page - Microchip Technology LAN9354 Datasheet HTML 42Page - Microchip Technology LAN9354 Datasheet HTML 43Page - Microchip Technology LAN9354 Datasheet HTML 44Page - Microchip Technology LAN9354 Datasheet HTML 45Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 487 page
background image
 2015 Microchip Technology Inc.
DS00001926B-page 41
LAN9354
• Switch Reset
• 1588 Reset
Port A PHY Reset
A Port A PHY reset is performed by setting the PHY_A_RST bit of the Reset Control Register (RESET_CTL) or the Soft
Reset bit in the PHY x Basic Control Register (PHY_BASIC_CONTROL_x). Upon completion of the Port A PHY reset,
the PHY_A_RST and Soft Reset bits are automatically cleared. No other modules of the device are affected by this
reset.
Port A PHY reset completion can be determined by polling the PHY_A_RST bit in the Reset Control Register
(RESET_CTL) or the Soft Reset bit in the PHY x Basic Control Register (PHY_BASIC_CONTROL_x) until it clears.
Under normal conditions, the PHY_A_RST and Soft Reset bit will clear approximately 102 uS after the Port A PHY reset
occurrence.
In addition to the methods above, the Port A PHY is automatically reset after returning from a PHY power-down mode.
This reset differs in that the PHY power-down mode reset does not reload or reset any of the PHY registers. Refer to
Section 9.2.10, "PHY Power-Down Modes," on page 90 for additional information.
Refer to Section 9.2.13, "Resets," on page 95 for additional information on Port A PHY resets.
Port B PHY Reset
A Port B PHY reset is performed by setting the PHY_B_RST bit of the Reset Control Register (RESET_CTL) or the Soft
Reset bit in the PHY x Basic Control Register (PHY_BASIC_CONTROL_x). Upon completion of the Port B PHY reset,
the PHY_B_RST and Soft Reset bits are automatically cleared. No other modules of the device are affected by this
reset.
Port B PHY reset completion can be determined by polling the PHY_B_RST bit in the Reset Control Register
(RESET_CTL) or the Soft Reset bit in the PHY x Basic Control Register (PHY_BASIC_CONTROL_x) until it clears.
Under normal conditions, the PHY_B_RST and Soft Reset bit will clear approximately 102 us after the Port B PHY reset
occurrence.
In addition to the methods above, the Port B PHY is automatically reset after returning from a PHY power-down mode.
This reset differs in that the PHY power-down mode reset does not reload or reset any of the PHY registers. Refer to
Section 9.2.10, "PHY Power-Down Modes," on page 90 for additional information.
Refer to Section 9.2.13, "Resets," on page 95 for additional information on Port B PHY resets.
Virtual PHY Reset
A Virtual PHY reset is performed by setting the Virtual PHY Reset (VPHY_RST) bit of the Reset Control Register
(RESET_CTL) or Reset in the Virtual PHY Basic Control Register (VPHY_BASIC_CTRL). No other modules of the
device are affected by this reset.
Virtual PHY reset completion can be determined by polling the VPHY_0_RST bit in the Reset Control Register
(RESET_CTL) or the Reset bit in the Virtual PHY Basic Control Register (VPHY_BASIC_CTRL) until it clears. Under
normal conditions, the VPHY_0_RST and Reset bit will clear approximately 1 us after the Virtual PHY reset occurrence.
Refer to Section 9.3.3, "Virtual PHY Resets," on page 165 for additional information on Virtual PHY resets.
Switch Reset
A reset of the Switch Fabric, including its MACs, is performed by setting the SW_RESET bit in the Switch Reset Register
(SW_RESET). The bit must then be manually cleared.
The registers described in Section 10.7, "Switch Fabric Control and Status Registers," on page 225 are reset. The func-
tionality described in Section 10.5, "Switch Fabric Interface Logic," on page 205 and the registers described in Section
10.6, "Switch Fabric Interface Logic Registers," on page 210 are not reset.
No other modules of the device are affected by this reset.
1588 Reset
Note:
When using the Soft Reset bit to reset the Port A PHY, register bits designated as NASR are not reset.
Note:
When using the Soft Reset bit to reset the Port B PHY, register bits designated as NASR are not reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com