ADSP-SC583 datasheet(99/168 Pages) AD

99 / 168 page

Preliminary Technical Data

Rev. PrF

Page 99 of 168

February 2016

ADSP-SC582/583/584/587/589/ADSP-21583/584/587

Mobile DDR SDRAM Read Cycle Timing

Table 51 and Figure 21 show mobile DDR SDRAM read cycle timing, related to the dynamic memory controller (DMC).

Table 51. Mobile DDR SDRAM Read Cycle Timing, VDD_DMCx Nominal 1.8 V

1 Specifications apply to both DMC0 and DMC1.

All specifications are based on simulation data and are subject to change without notice.

200 MHz2

2 In order to ensure proper operation of LPDDR, all the LPDDR guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).

Parameter

Min

Max

Unit

Timing Requirements

tQH

DMCx_DQ, DMCx_DQS Output Hold Time From DMCx_DQS

1.75

tDQSQ

DMCx_DQS-DMCx_DQ Skew for DMCx_DQS and Associated

DMCx_DQ Signals

0.4

tRPRE

Read Preamble

0.9

1.1

tCK

tRPST

Read Postamble

0.4

0.6

tCK

Figure 21. Mobile DDR SDRAM Controller Input AC Timing

DMCx_CK

DMCx_LDQS/DMCx_HDQS

tDQSQ

DMCx_DQx

(DATA)

Dn+1

Dn+2

Dn+3

tRPRE

tRPST

tQH

ADSP-SC583 Datasheet(PDF) 99 Page - Analog Devices

ADSP-SC583 Datasheet(HTML) 99 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL