Electronic Components Datasheet Search
  English  ▼

X  

ADSP-SC583 Datasheet(PDF) 103 Page - Analog Devices

Part # ADSP-SC583
Description  SHARC plus Dual Core DSP with ARM Cortex-A5
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-SC583 Datasheet(HTML) 103 Page - Analog Devices

Back Button ADSP-SC583 Datasheet HTML 99Page - Analog Devices ADSP-SC583 Datasheet HTML 100Page - Analog Devices ADSP-SC583 Datasheet HTML 101Page - Analog Devices ADSP-SC583 Datasheet HTML 102Page - Analog Devices ADSP-SC583 Datasheet HTML 103Page - Analog Devices ADSP-SC583 Datasheet HTML 104Page - Analog Devices ADSP-SC583 Datasheet HTML 105Page - Analog Devices ADSP-SC583 Datasheet HTML 106Page - Analog Devices ADSP-SC583 Datasheet HTML 107Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 168 page
background image
Preliminary Technical Data
Rev. PrF
|
Page 103 of 168
|
February 2016
ADSP-SC582/583/584/587/589/ADSP-21583/584/587
DDR3 SDRAM Write Cycle Timing
Table 55 and Figure 25 show mobile DDR3 SDRAM output ac timing, related to the dynamic memory controller (DMC).
Table 55. DDR3 SDRAM Write Cycle Timing VDD_DMCx Nominal 1.5 V1
1 Specifications apply to both DMC0 and DMC1.
All specifications are based on simulation data and are subject to change without notice.
450 MHz2
2 In order to ensure proper operation of the DDR3, all the DDR3 guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).
Parameter
Min
Max
Unit
Switching Characteristics
tDQSS
DMCx_DQS Latching Rising Transitions to Associated Clock Edges3
3 Write command to first DMCx_DQS delay = WL × tCK + tDQSS.
–0.25
0.25
tCK
tDS
Last Data Valid to DMCx_DQS Delay (Slew > 1 V/ns)
0.125
ns
tDH
DMCx_DQS to First Data Invalid Delay (Slew > 1 V/ns)
0.150
ns
tDSS
DMCx_DQS Falling Edge to Clock Setup Time
0.2
tCK
tDSH
DMCx_DQS Falling Edge Hold Time From DMCx_CK
0.2
tCK
tDQSH
DMCx_DQS Input High Pulse Width
0.45
0.55
tCK
tDQSL
DMCx_DQS Input Low Pulse Width
0.45
0.55
tCK
tWPRE
Write Preamble
0.9
tCK
tWPST
Write Postamble
0.3
tCK
tIPW
Address and Control Output Pulse Width
0.840
ns
tDIPW
DMCx_DQ and DMCx_DM Output Pulse Width
0.550
ns
Figure 25. DDR3 SDRAM Controller Output AC Timing
tDS
tDH
tDQSS
tDSH
tDSS
tWPRE
tDQSL
tDQSH
tWPST
DMCx_CK
tIPW
tDIPW
DMCx_LDQS/DMCx_UDQS
DMCx_LDQS/DMCx_UDQS
DMCx_CK
DMCx_Ax
DMCx CONTROL
DMC0_DQSn
DMC0_DQSn
DMCx_LDM
DMCx_DQx
DMCx_UDM
NOTE: CONTROL =
DMCx_CS0, DMCx_CKE, DMCx_RAS, DMCx_CAS, AND DMCx_WE.
ADDRESS = DMCx_A00-13, AND DMCx_BA0-1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com