Electronic Components Datasheet Search
  English  ▼

X  

ADSP-SC583 Datasheet(PDF) 104 Page - Analog Devices

Part # ADSP-SC583
Description  SHARC plus Dual Core DSP with ARM Cortex-A5
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-SC583 Datasheet(HTML) 104 Page - Analog Devices

Back Button ADSP-SC583 Datasheet HTML 100Page - Analog Devices ADSP-SC583 Datasheet HTML 101Page - Analog Devices ADSP-SC583 Datasheet HTML 102Page - Analog Devices ADSP-SC583 Datasheet HTML 103Page - Analog Devices ADSP-SC583 Datasheet HTML 104Page - Analog Devices ADSP-SC583 Datasheet HTML 105Page - Analog Devices ADSP-SC583 Datasheet HTML 106Page - Analog Devices ADSP-SC583 Datasheet HTML 107Page - Analog Devices ADSP-SC583 Datasheet HTML 108Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 168 page
background image
Rev. PrF
|
Page 104 of 168
|
February 2016
Preliminary Technical Data
ADSP-SC582/583/584/587/589/ADSP-21583/584/587
Enhanced Parallel Peripheral Interface Timing
The following tables and figures describe enhanced parallel peripheral interface (EPPI) timing operations. The POLC bits in the
EPPI_CTL register may be used to set the sampling/driving edges of the EPPI clock.
When internally generated, the programmed PPI clock (fPCLKPROG) frequency in MHz is set by the following equation where VALUE is a
field in the EPPI_CLKDIV register that can be set from 0 to 65535:
When externally generated the EPPI_CLK is called fPCLKEXT:
Table 56. Enhanced Parallel Peripheral Interface—Internal Clock
All specifications are based on simulation data and are subject to change without notice.
Parameter
Min
Max
Unit
Timing Requirements
tSFSPI
External FS Setup Before EPPI_CLK
6.5
ns
tHFSPI
External FS Hold After EPPI_CLK
0
ns
tSDRPI
Receive Data Setup Before EPPI_CLK
6.5
ns
tHDRPI
Receive Data Hold After EPPI_CLK
0
ns
tSFS3GI
External FS3 Input Setup Before EPPI_CLK Fall Edge in Clock
Gating Mode
14
ns
tHFS3GI
External FS3 Input Hold Before EPPI_CLK Fall Edge in Clock
Gating Mode
0ns
Switching Characteristics
tPCLKW
EPPI_CLK Width1
1 See Table 28 in Clock Related Operating Conditions on Page 81 for details on the minimum period that may be programmed for tPCLKPROG.
0.5 × tPCLKPROG – 1.5
ns
tPCLK
EPPI_CLK Period1
tPCLKPROG – 1.5
ns
tDFSPI
Internal FS Delay After EPPI_CLK
3.5
ns
tHOFSPI
Internal FS Hold After EPPI_CLK
–0.5
ns
tDDTPI
Transmit Data Delay After EPPI_CLK
3.5
ns
tHDTPI
Transmit Data Hold After EPPI_CLK
–0.5
ns
fPCLKPROG
f
SCLK0
VALUE
1
+

----------------------------
=
tPCLKPROG
1
fPCLKPROG
-----------------
=
tPCLKEXT
1
fPCLKEXT
--------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com