DS26401 datasheet(234/309 Pages) DALLAS

234 / 309 page

DS26401 Octal T1/E1/J1 Framer

234

11.13 E1 Transmit Channel Blocking Registers

The Receive Channel blocking Registers (RCBR1 / RCBR2 / RCBR3 / RCBR4) and the Transmit Channel Blocking

Registers (TCBR1 / TCBR2 / TCBR3 / TCBR4) control RCHBLK and TCHBLK pins respectively. The RCHBLK and

TCHBLK pins are user-programmable outputs that can be forced either high or low during individual channels.

These outputs can be used to block clocks to a USART or LAPD controller in ISDN–PRI applications. When the

appropriate bits are set to a one, the RCHBLK and TCHBLK pin will be held high during the entire corresponding

channel time.

TCBR1, TCBR2, TCBR3, TCBR4

Transmit Channel Blocking Registers

1C4h, 1C5h, 1C6h, 1C7h [+ (200h x n) : where n = 0 to 7, for Ports 1 to 8]

(MSB)

(LSB)

CH8

CH7

CH6

CH5

CH4

CH3

CH2

CH1

TCBR1

CH16

CH15

CH14

CH13

CH12

CH11

CH10

CH9

TCBR2

CH24

CH23

CH22

CH21

CH20

CH19

CH18

CH17

TCBR3

CH32

CH31

CH30

CH29

CH28

CH27

CH26

CH25

TCBR4

Bits 0 to 7 / Transmit Channels 1 to 32 Channel Blocking Control Bits (CH1 to CH32)

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

DS26401 Datasheet(PDF) 234 Page - Dallas Semiconductor

DS26401 Datasheet(HTML) 234 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL