Electronic Components Datasheet Search
  English  ▼

X  

FS5502 Datasheet(PDF) 90 Page - NXP Semiconductors

Part # FS5502
Description  High voltage PMIC with multiple SMPS and LDO
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS5502 Datasheet(HTML) 90 Page - NXP Semiconductors

Back Button FS5502 Datasheet HTML 86Page - NXP Semiconductors FS5502 Datasheet HTML 87Page - NXP Semiconductors FS5502 Datasheet HTML 88Page - NXP Semiconductors FS5502 Datasheet HTML 89Page - NXP Semiconductors FS5502 Datasheet HTML 90Page - NXP Semiconductors FS5502 Datasheet HTML 91Page - NXP Semiconductors FS5502 Datasheet HTML 92Page - NXP Semiconductors FS5502 Datasheet HTML 93Page - NXP Semiconductors FS5502 Datasheet HTML 94Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 113 page
background image
NXP Semiconductors
FS5502
High voltage PMIC with multiple SMPS and LDO
aaa-032960
UV
bandgap_FS
OTP_VMON1OVTH[3:0]
OTP_VMON1UVTH[3:0]
ext_R1
ext_R2
VREGx
VMON1
OV
Figure 34. VMON1 monitoring principle
The external resistor bridge connected to VMON1 shall be calculated to deliver a middle
point of 0.8V. It is recommended to use ±1 % or less resistor accuracy. When overvoltage
or undervoltage fault is detected, the fail-safe reaction on RSTB is configurable with the
VMON1_OV/UV_FS_IMPACT[1:0] bits during the INIT_FS phase.
VMONx_OV_FS_IMPACT[1:0]
VMON1 OV impact on RSTB
00
No effect on RSTB
01
Reserved
1x (default)
RSTB is asserted
Reset condition
POR
Table 86. VMONx error impact configuration
VMONx_UV_FS_IMPACT[1:0]
VMON1 UV impact on RSTB
00
No effect on RSTB
01 (default)
No effect on RSTB
1x
RSTB is asserted
Reset condition
POR
TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to
ground.
Symbol
Parameter
Min
Typ
Max
Unit
VMON1_OV_min Overvoltage threshold minimum
+4.5
%
VMON1_OV_max Overvoltage threshold maximum
+12
%
VMON1_OV_step Overvoltage threshold step (OTP_
VMON1OVTH[7:0] bits)
+0.5
%
VMON1_OV_acc Overvoltage threshold accuracy
−2
2
%
20
25
30
μs
TMON1_OV
Overvoltage filtering time (OTP_
VMON1_OV_DGLT bit)
40
45
50
μs
VMON1_UV_min Undervoltage threshold minimum
−4.5
%
VMON1_UV_max Undervoltage threshold maximum
−12
%
Table 87. VMON1 (without ext resistor accuracy) electrical characteristics
FS5502
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 27 October 2021
90 / 113



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com