| Electronic Components Datasheet Search |
|
FS5502 Datasheet(PDF) 91 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS5502 Datasheet(HTML) 91 Page - NXP Semiconductors |
|
91 / 113 page ![]() NXP Semiconductors FS5502 High voltage PMIC with multiple SMPS and LDO TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Symbol Parameter Min Typ Max Unit VMON1_UV_step Undervoltage threshold step (OTP_ VMON1UVTH[7:0] bits) — −0.5 — % VMON1_UV_acc Undervoltage threshold accuracy −2 — 2 % 2.5 5 7.5 μs 10 15 20 μs 20 25 30 μs TMON1_UV Undervoltage filtering time (OTP_ VMON1_UV_DGLT[1:0] bits) 35 40 45 μs VMON1_PD Internal passive pull down 1 2 4 MΩ Table 87. VMON1 (without ext resistor accuracy) electrical characteristics...continued 27.3 Fault management 27.3.1 Fault source and reaction In normal operation when RSTB is released, the fault error counter is incremented when a fault is detected by the FS5502 fail-safe state machine. Table 88 lists the faults and their impact on PGOOD and RSTB pins according to the device configuration. The faults that are configured to not assert RSTB will not increment the fault error counter. In that case, only the flags are available for MCU diagnostic. In Orange, the reaction in not configurable. In Green, the reaction is configurable by OTP for PGOOD and I2C for RSTB during INIT_FS. Apps related fail-safe faults FLT_ERR_CNT increment RSTB assertion PGOOD assertion VCOREMON_OV +1 VCOREMON_OV_FS_IMPACT[1] OTP config VDDIO_OV +1 VDDIO_OV_FS_IMPACT[1] OTP config VMON1_OV +1 VMON1_OV_FS_IMPACT[1] OTP config VCOREMON_UV +1 VCOREMON_UV_FS_IMPACT[1] OTP config VDDIO_UV +1 VDDIO_UV_FS_IMPACT[1] OTP config VMON1_UV +1 VMON1_UV_FS_IMPACT[1] OTP config External RESET (out of extended RSTB) +1 Yes (low externally) No RSTB pulse request by MCU No Yes No RSTB short to high +1 No (high externally) No REG_CORRUPT = 1 +1 No No OTP_CORRUPT = 1 +1 No No Table 88. Application related fail-safe fault list and reaction If OTP_PGOOD_RSTB = 0 (default configuration), RSTB and PGOOD pins work independently according to Table 88. If OTP_PGOOD_RSTB = 1, RSTB and PGOOD pins work concurrently and all the faults asserting RSTB will also assert PGOOD. FS5502 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 4 — 27 October 2021 91 / 113 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |