| Electronic Components Datasheet Search |
|
LMK04832PAP/EM Datasheet(PDF) 5 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LMK04832PAP/EM Datasheet(HTML) 5 Page - Texas Instruments |
|
5 / 103 page ![]() Table 5-1. Pin Functions (continued) PIN I/O TYPE DESCRIPTION NO. NAME 40 FIN0_P I ANLG High-speed input for external VCO or clock distribution. Supports /2 for frequency greater than 3250 MHz. 41 FIN0_N 42 VCC1_VCO – PWR Power supply for VCO and clock distribution. 43 LDOBYP1 – ANLG LDO Bypass, bypassed to ground with 10-µF capacitor. 44 LDOBYP2 – ANLG LDO Bypass, bypassed to ground with a 0.1-µF capacitor. 45 CLKOUT3_P O Programmable Clock output 3. For JESD204B/C systems suggest SYSREF Clock. (2) Programmable formats: CML, LVPECL, LCPECL, LVDS, or 2xLVCMOS. 46 CLKOUT3_N 47 CLKOUT2_P O Programmable Clock output 2. For JESD204B/C systems suggest Device Clock. Programmable formats: CML, LVPECL, LCPECL, or LVDS. 48 CLKOUT2_N 49 VCC2_CG1 – PWR Power supply for clock outputs 2 and 3. 50 CS# I CMOS Chip Select 51 SCK I CMOS SPI Clock 52 SDIO I/O CMOS SPI Data 53 VCC3_SYSREF – PWR Power supply for SYSREF divider and SYNC. 54 CLKOUT5_P O Programmable Clock output 5. For JESD204B/C systems suggest SYSREF Clock. (2) Programmable formats: CML, LVPECL, LCPECL, LVDS, or 2xLVCMOS. 55 CLKOUT5_N 56 CLKOUT4_P O Programmable Clock output 4. For JESD204B/C systems suggest Device Clock.(2) Programmable formats: CML, LVPECL, LCPECL, or LVDS. 57 CLKOUT4_N 58 VCC4_CG2 – PWR Power supply for clock outputs 4, 5, 6 and 7. 59 CLKOUT6_P O Programmable Clock output 6. For JESD204B/C systems suggest Device Clock.(2) Programmable formats: CML, LVPECL, LCPECL, or LVDS. 60 CLKOUT6_N 61 CLKOUT7_P O Programmable Clock output 7. For JESD204B/C systems suggest SYSREF Clock. (2) Programmable formats: CML, LVPECL, LCPECL, LVDS, or 2xLVCMOS. 62 CLKOUT7_N 63 STATUS_LD1 I/O Programmable Programmable status pin. 64 CPOUT1 O ANLG Charge pump 1 output. DAP DAP – GND DIE ATTACH PAD, connect to GND.(1) (1) The metal lid is internally grounded and attached to the DAP. (2) Actual best allocation of device clocks and SYSREF depends upon frequency planning to group common frequencies. www.ti.com LMK04832-SEP SNAS838 – OCTOBER 2022 Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 5 Product Folder Links: LMK04832-SEP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |