Electronic Components Datasheet Search
  English  ▼

X  

LMK04832PAP/EM Datasheet(PDF) 59 Page - Texas Instruments

Part # LMK04832PAP/EM
Description  LMK04832-SEP Space Grade Ultra-Low-Noise JESD204B/C Dual-Loop Clock Jitter Cleaner
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

LMK04832PAP/EM Datasheet(HTML) 59 Page - Texas Instruments

Back Button LMK04832PAP/EM Datasheet HTML 55Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 56Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 57Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 58Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 59Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 60Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 61Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 62Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 63Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 103 page
background image
8.6.2.3.10 SYSREF_CLR, SYNC_1SHOT_EN, SYNC_POL, SYNC_EN, SYNC_PLL2_DLD, SYNC_PLL1_DLD,
SYNC_MODE
This register sets general SYNC parameters such as polarization, and mode. Refer to Figure 8-3 for block
diagram. Refer to Table 8-2 for using SYNC_MODE for specific SYNC use cases.
Table 8-39. Register 0x143
BIT
NAME
POR DEFAULT
DESCRIPTION
7
SYSREF_CLR
0
Except during SYSREF Setup Procedure (see SYNC/SYSREF), this bit should
always be programmed to 0. While this bit is set, extra current is used.
6
SYNC_1SHOT_EN
0
SYNC one shot enables edge sensitive SYNC.
0: SYNC is level sensitive and outputs will be held in SYNC as long as SYNC
is asserted.
1: SYNC is edge sensitive, outputs will be SYNCed on rising edge of SYNC.
This results in the clock being held in SYNC for a minimum amount of time.
5
SYNC_POL
0
Sets the polarity of the SYNC pin.
0: Normal
1: Inverted
4
SYNC_EN
0
Enables the SYNC functionality.
0: Disabled
1: Enabled
3
SYNC_PLL2_DLD
0
0: Off
1: Assert SYNC until PLL2 DLD = 1
2
SYNC_PLL1_DLD
0
0: Off
1: Assert SYNC until PLL1 DLD = 1
1:0
SYNC_MODE
1
Sets the method of generating a SYNC event.
Field Value
SYNC Generation
0 (0x00)
Prevent SYNC Pin, SYNC_PLL1_DLD
flag, or SYNC_PLL2_DLD flag from
generating a SYNC event.
1 (0x01)
SYNC event generated from
SYNC pin or if enabled
the SYNC_PLL1_DLD flag or
SYNC_PLL2_DLD flag.
2 (0x02)
For use with pulser - SYNC/
SYSREF pulses are generated by
pulser block via SYNC Pin or if
enabled SYNC_PLL1_DLD flag or
SYNC_PLL2_DLD flag.
3 (0x03)
For use with pulser - SYNC/SYSREF
pulses are generated by pulser block
when programming register 0x13E
(SYSREF_PULSE_CNT) is written to
(see SYSREF_PULSE_CNT).
www.ti.com
LMK04832-SEP
SNAS838 – OCTOBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
59
Product Folder Links: LMK04832-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com