Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LMK04832PAP/EM Datasheet(PDF) 76 Page - Texas Instruments

Part # LMK04832PAP/EM
Description  LMK04832-SEP Space Grade Ultra-Low-Noise JESD204B/C Dual-Loop Clock Jitter Cleaner
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

LMK04832PAP/EM Datasheet(HTML) 76 Page - Texas Instruments

Back Button LMK04832PAP/EM Datasheet HTML 72Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 73Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 74Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 75Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 76Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 77Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 78Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 79Page - Texas Instruments LMK04832PAP/EM Datasheet HTML 80Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 103 page
background image
8.6.2.8.2 PLL2_P, OSCin_FREQ, PLL2_REF_2X_EN
This register sets other PLL2 functions.
Table 8-70. Register 0x162
BIT
NAME
POR DEFAULT
DESCRIPTION
7:5
PLL2_P
2
The PLL2 N Prescaler divides the output of the VCO as selected by
Mode_MUX1 and is connected to the PLL2 N divider.
Field Value
Value
0 (0x00)
8
1 (0x01)
2
2 (0x02)
2
3 (0x03)
3
4 (0x04)
4
5 (0x05)
5
6 (0x06)
6
7 (0x07)
7
4:2
OSCin_FREQ
3
The frequency of the PLL2 reference input to the PLL2 Phase Detector
(OSCIN_P/OSCIN_N pins) must be programmed to support proper operation
of the frequency calibration routine which locks the internal VCO to the target
frequency.
Field Value
OSCIN Frequency
0 (0x00)
0 to 63 MHz
1 (0x01)
>63 MHz to 127 MHz
2 (0x02)
>127 MHz to 255 MHz
3 (0x03)
Reserved
4 (0x04)
>255 MHz to 500 MHz
5 (0x05) to 7(0x07)
Reserved
1
NA
0
Reserved
0
PLL2_REF_2X_EN
1
Enabling the PLL2 reference frequency doubler allows for higher phase
detector frequencies on PLL2 than would normally be allowed with the given
VCXO frequency.
Higher phase detector frequencies reduces the PLL2 N values which makes
the design of wider loop bandwidth filters possible.
0: Doubler Disabled
1: Doubler Enabled
LMK04832-SEP
SNAS838 – OCTOBER 2022
www.ti.com
76
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: LMK04832-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com