| Electronic Components Datasheet Search |
|
LMK04832PAP/EM Datasheet(PDF) 87 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LMK04832PAP/EM Datasheet(HTML) 87 Page - Texas Instruments |
|
87 / 103 page ![]() LVCMOS/LVTTL Clock Source Input 50 0.1 µF CLKINx_P CLKINx_N 0.1 µF Figure 9-5. DC-Coupled LVCMOS/LVTTL Reference Clock 9.1.4 OSCin Doubler for Best Phase Noise Performance PLL2 OSCin input path includes an on-chip Frequency Doubler. To have the best phase noise performance, TI recommends to maximize the PLL2 phase detector frequency. For example, using 122.88-MHz VCXO, PLL2 phase detector frequency can be increased to 245.76 MHz by setting PLL2_REF_2X_EN. Doubler path is a high performance path for OSCin clock. For configuration where doubler cannot be used, TI recommends to use Doubler and PLL2_RDIV = 2. To have deterministic phase relationship between input clock and output clocks, 0-delay modes should be used (nested 0-delay mode for dual loop configuration instead of cascaded 0-delay mode). 9.1.5 Radiation Environments 9.1.5.1 Total Ionizing Dose Radiation Hardness assured (RHA) products are those part numbers with a total ionizing dose (TID) level specified in the ordering information. Testing and qualification of these product is done on a wafer level according to MIL-STD-883, test method 1019. Wafer level TID data are available with lot shipments. 9.1.5.2 Single Event Effect One-time single event effect (SEE), including single event latch-up (SEL), single event functional interrupt (SEFI) and single event upset (SEU), testing was performed according to EIA/JEDEC Standard, EIA/JEDEC57. A test report is available upon request. 9.2 Typical Application This design example highlights the available tools used to design loop filters and create a programming map. DAC Recovered “dirty” clock or clean clock Mul ple “clean” clocks at di erent and much higher frequencies CLKOUT0 & CLKOUT2 CLKOUT8 CLKOUT12, CLKOUT13 FPGA CLKIN0 VCXO Backup Reference Clock CLKIN1 OSCOUT DAC CLKOUT1 & CLKOUT3 ADC12DJ3200 QML-SP LMX2615-SP PLL+VCO Serializer/ Deserializer CLKOUT9 CLKOUT5 & CLKOUT7 CLKOUT4 & CLKOUT6 CLKOUT10 CLKOUT11 LMK04832-SEP Figure 9-6. Typical Application www.ti.com LMK04832-SEP SNAS838 – OCTOBER 2022 Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 87 Product Folder Links: LMK04832-SEP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |