Electronic Components Datasheet Search
  English  ▼

X  

IP175DLF Datasheet(PDF) 59 Page - List of Unclassifed Manufacturers

Part # IP175DLF
Description  5 Port 10/100 Ethernet Integrated Switch (Loop Detection, Layer 2-4 MF Classifier, HW IGMP Snooping)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

IP175DLF Datasheet(HTML) 59 Page - List of Unclassifed Manufacturers

Back Button IP175DLF Datasheet HTML 55Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 56Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 57Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 58Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 59Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 60Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 61Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 62Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 63Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 145 page
background image
IP175DLF
Datasheet
The application of SMI
IP175DLF
MAC 1
MDC0
MDIO0
MDC1
MDIO1
MDC
MDIO
MDC
MDIO
MAC 2
MDC
MDIO
PHY1
MDC
MDIO
PHY2
Only one MAC is allowed to access the MDC0,MDIO0.
All PHY can be accessed via the MDC1,MDIO1.
3.20
Reset
The IP175DLF supports three kinds of reset function.
1. Hardware Reset: Pin 93 RESETB should be asserted LOW at least for 5ms to reset IP175DLF.
The IP175DLF gets initial values from pins and EEPROM after reset.
2. Software Reset: After Hardware Reset, user can write 16’h175D to PHY 20 Register 2 via SMI to reset
IP175DLF.The IP175DLF resets all of PHY’s and switch Engine, but IP175DLF does not load initial values
form pins and EEPROM.
3. PHY Reset: Please write “1” to bit 15 of MII register 0 to reset the PHY. The PHY address is from 0 to 4
for port 0~4 respectively.
3.21
Built in regulator
IP175DLF is built in one linear regulator.
It use pin 120 REG_OUT to control an external transistor to
generator a stable voltage source.
IP175DLF generates a voltage source between 1.85v ~ 2.05v.
4
PHY Register
4.1
PHY ID Map
PHY ID
Description
Default
Note
0
Port 0 PHY
1
Port 1 PHY
2
Port 2 PHY
3
Port 3 PHY
4
Port 4 PHY or MII1 PHY mode
5
TMII0/MII0/RMII0
6
MII2 PHY mode
20~27
Switch Registers
59/145
August 22, 2014
Copyright © 2007, IC Plus Corp.
IP175DLF-DS-R10.1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com