Electronic Components Datasheet Search
  English  ▼

X  

IP175DLF Datasheet(PDF) 61 Page - List of Unclassifed Manufacturers

Part # IP175DLF
Description  5 Port 10/100 Ethernet Integrated Switch (Loop Detection, Layer 2-4 MF Classifier, HW IGMP Snooping)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

IP175DLF Datasheet(HTML) 61 Page - List of Unclassifed Manufacturers

Back Button IP175DLF Datasheet HTML 57Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 58Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 59Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 60Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 61Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 62Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 63Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 64Page - List of Unclassifed Manufacturers IP175DLF Datasheet HTML 65Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 145 page
background image
IP175DLF
Datasheet
61/145
August 22, 2014
Copyright © 2007, IC Plus Corp.
IP175DLF-DS-R10.1
R/W = Read/Write, SC = Self-Clearing, RO = Read Only, LL = Latching Low, LH = Latching High.
4.3
MII Register 0
4.3.1
MII Register 0 of PHY0~4
(Each PHY has its own MII register 0 with different PHY address)
PHY
MII
ROM
R/W
Description
Default
Control register
4~0
0.15
--
RW/
SC
Reset
The PHY is reset if user write “1” to this bit. The reset period is
around 2ms. User has to wait for at least 2ms to access
IP175DLF.
0
4~0
0.14
--
R/W Loop back
1 = Loop back mode
0 = normal operation
When this bit set, IP175DLF will be isolated from the network
media, that is, the assertion of TXEN at the MII will not transmit
data on the network. All MII transmission data will be returned
to MII receive data path in response to the assertion of TXEN.
Bit 0.12 is cleared automatically, if this bit is set. User has to
program bit 0.12 again after loop back test.
0
4~0
0.13
--
RW Speed Selection
1 = 100Mbps
0 = 10Mbps
It is valid only if bit 0.12 is set to be 0.
1
4~0
0.12
--
RW Auto-Negotiation Enable
1 = Auto-Negotiation Enable
0 = Auto-Negotiation Disable
MII register 4~0.22 Auto MDI-MDIX should be disabled if
Auto-Negotiation is disabled.
1
4~0
0.11
--
R/W Power Down
1: power down mode
0: normal operation
0
4~0
0.10
--
Isolate
IP175DLF doesn’t support this function.
0
4~0
0.9
--
RW
SC
Restart Auto- Negotiation
1 = re-starting Auto-Negotiation
0 = normal operation
0
4~0
0.8
--
R/W Duplex mode
1 = full duplex
0 = half duplex
It is valid only if bit 0.12 is set to be 0.
0
4~0
0.7
--
R/W Collision test
0
4~0
0[6:0]
--
RO
Reserved
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com