Electronic Components Datasheet Search
  English  ▼

X  

DA6021 Datasheet(PDF) 196 Page - Renesas Technology Corp

Part # DA6021
Description  HIGHLY INTEGRATED POWER MANAGEMENT IC FOR INTEL® ATOM™ Z3000 PROCESSOR
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA6021 Datasheet(HTML) 196 Page - Renesas Technology Corp

Back Button DA6021 Datasheet HTML 192Page - Renesas Technology Corp DA6021 Datasheet HTML 193Page - Renesas Technology Corp DA6021 Datasheet HTML 194Page - Renesas Technology Corp DA6021 Datasheet HTML 195Page - Renesas Technology Corp DA6021 Datasheet HTML 196Page - Renesas Technology Corp DA6021 Datasheet HTML 197Page - Renesas Technology Corp DA6021 Datasheet HTML 198Page - Renesas Technology Corp DA6021 Datasheet HTML 199Page - Renesas Technology Corp DA6021 Datasheet HTML 200Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 225 page
background image
DA6021
HIGHLY INTEGRATED POWER MANAGEMENT IC FOR
INTEL® ATOM™ Z3000 PROCESSOR
Company Confidential
Data Sheet
Version 3.A - Final
31-Jan-14
© 2014 Dialog Semiconductor GmbH
196 of 224
www.dialog-semiconductor.com
Power Button
20.4
The DA6021 PWRBTNIN_B input pin has an internal pull-
up resistor (20kΩ ± 10%) to VSYS and includes a
30ms de-bouncing filter of 30ms, ensuring that spurious transitions are not logged. The de-bounced signal is
forwarded to the timer logic, measuring the pulse length and comparing it with pre-programmed timing registers.
DA6021 passes such power button information level-shifted to the SOC via the PWRBTN_B output pin. Such
PWRBTN_B signal is only valid when RSMRST=1.
If the system is in SOC_G3 state and the power button is pressed more than 100ms, the DA6021 switches on all
suspend (*_A) rails, de-asserts RSMRST_B after the power button is released and passes the power button
information towards the SoC.
If the system is active or down to SOC_S4, pressing the power button will cause DA6021 to pass the level
shifted PWRBTNIN_B signal after 100ms de-bouncing to the SoC, which takes the appropriate actions.
Power Button Cold Boot Flow Diagram
20.5
The chart below shows how the boot signal is generated from the power button.
Figure 72: Power Button Boot Flow Diagram
SOC G3
Power Button
Pressed
HT Timer Starts
After
Debouncing
PB Still Held
PMIC Starts Cold Boot
by Turning on SUS
Rails, RSMRST_B=1
Power Button
Released
PBHT Timer
Stops
(Maximum
15.5s)
PMIC Clears
PBHT Timer.
No
Yes
No
Yes
SOC S4
PMIC Passes PWRBTN_B
to SOC and Takes
SLP_S*_B Signals from
SOC to Complete Cold
Boot , SOC Asserts
PLTRST_B
SOC S0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com