Electronic Components Datasheet Search
  English  ▼

X  

DA6021 Datasheet(PDF) 193 Page - Renesas Technology Corp

Part # DA6021
Description  HIGHLY INTEGRATED POWER MANAGEMENT IC FOR INTEL® ATOM™ Z3000 PROCESSOR
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA6021 Datasheet(HTML) 193 Page - Renesas Technology Corp

Back Button DA6021 Datasheet HTML 189Page - Renesas Technology Corp DA6021 Datasheet HTML 190Page - Renesas Technology Corp DA6021 Datasheet HTML 191Page - Renesas Technology Corp DA6021 Datasheet HTML 192Page - Renesas Technology Corp DA6021 Datasheet HTML 193Page - Renesas Technology Corp DA6021 Datasheet HTML 194Page - Renesas Technology Corp DA6021 Datasheet HTML 195Page - Renesas Technology Corp DA6021 Datasheet HTML 196Page - Renesas Technology Corp DA6021 Datasheet HTML 197Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 193 / 225 page
background image
DA6021
HIGHLY INTEGRATED POWER MANAGEMENT IC FOR
INTEL® ATOM™ Z3000 PROCESSOR
Company Confidential
Data Sheet
Version 3.A - Final
31-Jan-14
© 2014 Dialog Semiconductor GmbH
193 of 224
www.dialog-semiconductor.com
Interrupt Name Register
Source
First-Level
Interrupt
Related
Status Bit
DESCRIPTION
for rise, fall or both. See GPIOxPxCTLI
registers for INTCNTxPx setting.
Triggered when the conditions set with
GPIOxPxCTLI registers have been met.
The status of the GPIO input can be
verified by reading the DINxPx bit from
the GPIOxPxCTLI register.
VHDMIOCP
VHDMIIRQ
VHDMI
VHDMIOCP
Bit is set when VHDMI over current
condition occurs if not masked
Table 110: Second Level Interrupts
Critical Race Condition (set vs. clear)
19.4
An IRQ register can only be cleared by the SoC. This can lead to a potential for critical race if a certain block try
to assert the interrupt and at the same time the clearing command comes from the SoC. In this case it is given
priority to the block skipping the clearing. In this case the SoC will try to clear it again. Due to block running with
lower frequency (lowest 31,25 KHz) some of the IRQ can be in the SET mode for a time window of circa 30us.
This means that the IRQ, in the corner case when clear is concurrent, it cannot be cleared within that time
window.
Interrupt Controller Registers
19.5
Register Name
IRQLVL1
Address
0x02
Page 1
Read
Reset Value 0x00
MSB
LSB
R
R
R
R
R
R
R
R
reserved
HDMI
GPIO
CHRG
ADC
BCU
THRM
PSDL
PSDL
0
1
PSDL IRQ not asserted
PSDL IRQ asserted
THRM
0
1
THRM IRQ not asserted
THRM IRQ asserted
BCU
0
1
BCU IRQ not asserted
BCU IRQ asserted
ADC
0
1
ADC IRQ not asserted
ADC IRQ asserted
CHRG
0
1
CHRG IRQ not asserted
CHRG IRQ asserted
GPIO
0
1
GPIO IRQ not asserted
GPIO IRQ asserted
HDMI
0
1
HDMI IRQ not asserted
HDMI IRQ asserted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com