Electronic Components Datasheet Search
  English  ▼

X  

TMS320F Datasheet(PDF) 271 Page - Texas Instruments

Part # TMS320F
Description  CPU and Instruction Set
PDF  389 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F Datasheet(HTML) 271 Page - Texas Instruments

Back Button TMS320F Datasheet HTML 267Page - Texas Instruments TMS320F Datasheet HTML 268Page - Texas Instruments TMS320F Datasheet HTML 269Page - Texas Instruments TMS320F Datasheet HTML 270Page - Texas Instruments TMS320F Datasheet HTML 271Page - Texas Instruments TMS320F Datasheet HTML 272Page - Texas Instruments TMS320F Datasheet HTML 273Page - Texas Instruments TMS320F Datasheet HTML 274Page - Texas Instruments TMS320F Datasheet HTML 275Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 271 / 389 page
background image
Store Status Register
SST
7-171
Assembly Language Instructions
Syntax
SST #
m, dma
Direct addressing
SST #
m, ind [, ARn]
Indirect addressing
Operands
dma:
7 LSBs of the data-memory address
n:
Value from 0 to 7 designating the next auxiliary register
m:
Select one of the following:
0
Indicates that ST0 will be stored
1
Indicates that ST1 will be stored
ind:
Select one of the following seven options:
*
*+
*–
*0+
*0–
*BR0+
*BR0–
SST #0,
dma
15
14
13
12
11
10
987
6543
210
1
0
0
0
1
1
1
0
0
dma
SST #0
, ind [, ARn]
15
14
13
12
11
10
987
6543
210
1
0
0
0
1
1
1
0
1
ARU
N
NAR
Note:
ARU, N, and NAR are defined in section 6.3,
Indirect Addressing Mode (page 6-9).
SST #1,
dma
15
14
13
12
11
10
987
6543
210
1
0
0
0
1
1
1
1
0
dma
SST #1
, ind [, ARn]
15
14
13
12
11
10
987
6543
210
1
0
0
0
1
1
1
1
1
ARU
N
NAR
Note:
ARU, N, and NAR are defined in section 6.3,
Indirect Addressing Mode (page 6-9).
Execution
Increment PC, then ...
(status register STm)
→ data-memory address
Status Bits
None
Description
Status register ST0 or ST1 (whichever is specified) is stored in data memory.
In direct addressing mode, the specified status register is always stored in data
page 0, regardless of the value of the data page pointer (DP) in ST0. Although
the processor automatically accesses page 0, the DP is not physically
modified; this allows the DP value to be stored unchanged when ST0 is stored.
In indirect addressing mode, the storage address is obtained from the auxiliary
register selected; thus, the specified status register contents can be stored to
an address on any page in data memory.
Opcode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com