Electronic Components Datasheet Search
  English  ▼

X  

AMD-762 Datasheet(PDF) 34 Page - Advanced Micro Devices

Part # AMD-762
Description  System Controller
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-762 Datasheet(HTML) 34 Page - Advanced Micro Devices

Back Button AMD-762 Datasheet HTML 30Page - Advanced Micro Devices AMD-762 Datasheet HTML 31Page - Advanced Micro Devices AMD-762 Datasheet HTML 32Page - Advanced Micro Devices AMD-762 Datasheet HTML 33Page - Advanced Micro Devices AMD-762 Datasheet HTML 34Page - Advanced Micro Devices AMD-762 Datasheet HTML 35Page - Advanced Micro Devices AMD-762 Datasheet HTML 36Page - Advanced Micro Devices AMD-762 Datasheet HTML 37Page - Advanced Micro Devices AMD-762 Datasheet HTML 38Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 122 page
background image
22
Functional Operation
Chapter 2
AMD-762™ System Controller Data Sheet
24416C—December 2001
Preliminary Information
n
There are no ordering restrictions between AGP and PCI
transactions on the AGP bus.
n
PCI transactions on the AGP bus follow the PCI ordering rules
described in the PCI Local Bus Specification, Revision 2.2.
n
High-priority requests are re-ordered in front of low-priority
requests.
n
There is no ordering relationship between high-priority
reads, high-priority writes, and any other transfer type, such
as low-priority reads, low-priority writes, PCI reads, or PCI
writes.
If a lo w -pr ior i ty data trans f er is in pro g re ss whe n a
high-priority request is received, the data transfer completes
before the high-priority request is serviced —that is, a request
is not preemptable. A high-priority request supersedes a
low-priority request on a request boundary only.
2.5
System Clocking
The AMD-762 system controller requires the following system
clocks:
n
SYSCLK, used for clocking the AMD Athlon system busses
and the DDR DRAM interface. This clock is typically either
100 MHz or 133 MHz. This clock is also used to create the
differential DDR DRAM clock outputs (CLKOUT[5:0],
CLKOUT[5:0]#).
n
AGPCLK, 66 MHz, used for clocking the AGP and PCI
internal logic. This feeds the PCI 66-MHz PLL in 66/33-MHz
PCI mode.
n
PCICLK, provides a 33-MHz PCI bus clock and is used to
synchronize the PCI bus I/O signals to the 33-MHz PCI
signal domain when operating in 33-MHz-only PCI mode.
There are two different clocking schemes for the PCI bus and
Southbridge as described in the following sections.
66-MHz PCI Bus
The highest performance option supports a 66-MHz primary
PCI bus on the AMD-762 system controller, with a 33-MHz
secondary PCI bus controlled by an AMD-768 peripheral bus
controller’s PCI to PCI bridge. This mode also provides up to
two optional slots for 66-MHz peripherals.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com