| Electronic Components Datasheet Search |
|
AMD-762 Datasheet(PDF) 39 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AMD-762 Datasheet(HTML) 39 Page - Advanced Micro Devices |
|
39 / 122 page ![]() Chapter 2 Functional Operation 27 24416C—December 2001 AMD-762™ System Controller Data Sheet Preliminary Information The AMD-762 system controller supports the following power states: 1. ACPI C0 full-on 2. ACPI C1 Halt 3. ACPI S1 power-on suspend 4. ACPI S3 suspend to RAM Th es e powe r st ates are d es cr ibed i n fur ther detail i n subsequent paragraphs. 2.6.1 Full-On (C0) In this state, the AMD-762 system controller is fully operational, all clock trees are running, all voltage planes are enabled, and the AMD-762 system controller provides normal refresh to DRAM. 2.6.2 Halt (C1) If the AMD-762 system controller detects a Halt special cycle from either of the processors, the Halt state (C1) is entered and the Halt special cycle is driven on the PCI bus. No further activity is required. The processor buses remain connected and the memory remains in normal refresh mode. 2.6.3 Throttling with STPCLK# Assertion The AMD-762 system controller supports clock throttling via assertion of the processor’s STPCLK# pin. If the AMD-762 system controller has detected a Stop Grant special cycle from the processor, the AMD-762 system controller waits for a Stop Grant from the second processor (if installed), then the Stop Grant special cycle is driven on the PCI bus. If the Stop Grant disconnect bit is set (Dev 0:F0:0x60), when the Stop Grant special cycle state is received, and there is no probe traffic, the AMD-762 system controller disconnects the processor and places system memory into self-refresh mode before passing the special cycle to the PCI Bus. If the AMD-762 system controller detects a PCI DMA master transaction that needs a snoop, then the processors are connected, DRAM is taken out of self-refresh mode, and the probe cycle(s) are initiated on the AMD Athlon processor system buses. If the processors do not start any non-NOP AMD Athlon processor system bus cycles |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |