| Electronic Components Datasheet Search |
|
GD3160 Datasheet(PDF) 39 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
GD3160 Datasheet(HTML) 39 Page - NXP Semiconductors |
|
39 / 114 page ![]() NXP Semiconductors GD3160 Advanced IGBT/SiC gate driver 11.2 Digital I/Os for control and configuration 11.2.1 Introduction The control and configuration circuitry consists of the SPI pins and the logic input pins (PWM, PWMALT, FSSTATE, FSENB, and FSISO) for gate control and fail-safe configuration. Together, they control the IC's operating mode and state of the output stage. The FSSTATE, FSENB, and FSISO pins exert control by means of the system's safing logic. 11.2.2 Functional block diagram Figure 11 shows the basic features of the logic pins. The ESD structures are not shown. GD3160 All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 13 — 6 May 2024 39 / 114 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |