Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

GD3160 Datasheet(PDF) 42 Page - NXP Semiconductors

Part # GD3160
Description  Advanced IGBT/SiC gate driver
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

GD3160 Datasheet(HTML) 42 Page - NXP Semiconductors

Back Button GD3160 Datasheet HTML 38Page - NXP Semiconductors GD3160 Datasheet HTML 39Page - NXP Semiconductors GD3160 Datasheet HTML 40Page - NXP Semiconductors GD3160 Datasheet HTML 41Page - NXP Semiconductors GD3160 Datasheet HTML 42Page - NXP Semiconductors GD3160 Datasheet HTML 43Page - NXP Semiconductors GD3160 Datasheet HTML 44Page - NXP Semiconductors GD3160 Datasheet HTML 45Page - NXP Semiconductors GD3160 Datasheet HTML 46Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 114 page
background image
NXP Semiconductors
GD3160
Advanced IGBT/SiC gate driver
aaa-037315
FSENB
LS_IGBT_EN
LS_PWM
HS_FSSTATE
PWM controls
IGBT gate
(FSSTATE = 0)
tMINFSENB0
tMINFSENB0 = 0.5 µs nominal
tMINFSENB1 = 6.5 µs nominal
tMINFSSTATE = 1.0 µs nominal
tMINFSENB1
PWM controls
IGBT gate (FSSTATE = 1)
Gate turns off if
FSSTATE = 0
Gate turns on if
FSSTATE = 1
HS_IGBT_EN
HS_PWM
Turn-off occurs 0.5 µs
after FSENB
Turn-on occurs 6.5 µs
after FSENB
FSSTATE commands
gate OFF
FSSTATE
commands gate ON
0
0
Figure 12. FSENB and FSSTATE filtering when entering a Fail-safe state
To ensure safe transition into PWM control, the delay time for the FSENB is a function of the state of the PWM
pins, as shown in Figure 13.
Figure 13 shows the handling of control between FSSTATE and PWM as the system exits the fail-safe state.
If PWM or FSSTATE transitions during the delay time between tMINFSENB0 and tMINFSENB1, then transitions during
the FSENB filter delay time, the PWM control is prioritized and the device immediately moves to follow PWM
control. Normal mandatory deadtime is in effect with PWM pins, ensuring a safe transition.
If the requested PWM state matches the current state under FSSTATE control, no additional 6 µs delay is
added, and PWM control is assumed immediately after tMINFSENB0 expires (0.5 µs after FSENB rising edge).
In this way, PWM control is prioritized to minimize distortion of the PWM control. Mandatory deadtime again
ensures safe switching once PWM activity restarts.
GD3160
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 13 — 6 May 2024
42 / 114



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com