GD3160 datasheet(92/114 Pages) NXP

92 / 114 page

NXP Semiconductors

GD3160

Advanced IGBT/SiC gate driver

11.15.4 Managing LV/HV domain communication errors

There are several types of communications errors that can occur between the SPI master and the GD3160 or

between the low-voltage and high-voltage domains on the GD3160. Table 68 lists the errors that can occur with

each message type and how the GD3160 responds to each error.

Message type

From

Error

Response

SPI command

MCU

domain

The low-voltage domain detects error

or framing error

The low-voltage domain returns data from last valid command, ignores

message, sets SPIERR bit in STATUS 2, latches fault and reports fault at

INTB. IGBT state is not changed.

SPI command

domain

The high-voltage domain detects

CRC or framing error

The high-voltage domain returns data from last valid command and

increments its COMERR counter. If count is exceeded:

• Sets COMERR bit in STATUS 2

• Latches fault and reports fault at INTB

• Turns off IGBT

SPI command

domain

The low-voltage domain detects

no response from the high-voltage

domain

When the WD timer expires, the low-voltage domain latches a WDOG_FLT,

reports the fault at INTB, sets WDOG_FLT bit in STATUS 2 and instructs the

high-voltage domain to turn off IGBT

SPI command

domain

The low-voltage domain detects CRC

or framing error, or last valid data

The low-voltage domain returns data from last valid command and increments

its COMERR counter. If count is exceeded:

• Sets COMERR bit in STATUS 2

• Latches fault and reports fault at INTB

• Turns off IGBT

SPI command

MCU

domain

SPI message delay time is too brief (<

19 µs)

The low-voltage domain returns data from last valid command and ignores

message. Condition is reported as SPIERR

Low-voltage

domain to high-

voltage domain

request ADC

command

domain

The high-voltage domain does not

receive any message within the

watchdog timeout interval

The high-voltage domain sets WDOG_FLT bit in its STATUS 2, latches fault,

reports fault at INTB and turns off IGBT

Low-voltage

domain to high-

voltage domain

request ADC

command

domain

The high-voltage domain detects

CRC or framing error

The high-voltage domain returns data from last valid message and increments

its error counter. If count is exceeded:

• Sets COMERR bit in STATUS 2

• Latches fault and reports fault at INTB

• Turns off IGBT

Low-voltage

domain to high-

voltage domain

request ADC

command

domain

The low-voltage domain detects

no response from the high-voltage

domain

When the WD timer expires, the low-voltage domain latches a WDOG_FLT,

reports the fault at INTB, sets WDOG_FLT bit in STATUS 2 and instructs the

high-voltage domain to turn off IGBT

low-voltage

domain to high-

voltage domain

request ADC

command

domain

The low-voltage domain detects CRC

or framing error

The low-voltage domain ignores returned data and increments its error

counter. If count is exceeded:

• Sets COMERR bit in STATUS 2

• Latches fault and reports fault at INTB

• Instructs the high-voltage domain to turn off IGBT

Table 68. SPI and LV/HV domain communication error management

GD3160

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 13 — 6 May 2024

92 / 114

GD3160 Datasheet(PDF) 92 Page - NXP Semiconductors

GD3160 Datasheet(HTML) 92 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL