Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 229 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 229 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 225Page - PMC-Sierra, Inc PM7346 Datasheet HTML 226Page - PMC-Sierra, Inc PM7346 Datasheet HTML 227Page - PMC-Sierra, Inc PM7346 Datasheet HTML 228Page - PMC-Sierra, Inc PM7346 Datasheet HTML 229Page - PMC-Sierra, Inc PM7346 Datasheet HTML 230Page - PMC-Sierra, Inc PM7346 Datasheet HTML 231Page - PMC-Sierra, Inc PM7346 Datasheet HTML 232Page - PMC-Sierra, Inc PM7346 Datasheet HTML 233Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 208
Register 058H, 158H, 258H, 358H: TDPR Configuration
Bit
Type
Function
Default
Bit 7
R/W
FLGSHARE
1
Bit 6
R/W
FIFOCLR
0
Bit 5
R/W
Reserved
0
Bit 4
Unused
X
Bit 3
R/W
EOM
0
Bit 2
R/W
ABT
0
Bit 1
R/W
CRC
1
Bit 0
R/W
EN
0
Consecutive writes to the TDPR Configuration, TDPR Interrupt Status/UDR
Clear, and TDPR Transmit Data register and reads of the TDPR Interrupt
Status/UDR Clear register should not occur at rates greater than 1/8th that of the
clock selected by the LINESYSCLK bit of the S/UNI-QJET Misc. register (09BH,
19BH, 29BH, 39BH).
EN:
The EN bit enables the TDPR functions. When EN is set to logic 1, the TDPR
is enabled and flag sequences are sent until data is written into the TDPR
Transmit Data register. When the EN bit is set to logic 0, the TDPR is
disabled and an all 1's Idle sequence is transmitted on the datalink.
CRC:
The CRC enable bit controls the generation of the CCITT_CRC frame check
sequence (FCS). Setting the CRC bit to logic 1 enables the CCITT-CRC
generator and appends the 16-bit FCS to the end of each message. When
the CRC bit is set to logic 0, the FCS is not appended to the end of the
message. The CRC type used is the CCITT-CRC with generator polynomial
x16 + x12 + x5 + 1. The high order bit of the FCS word is transmitted first.
ABT:
The Abort (ABT) bit controls the sending of the 7 consecutive ones HDLC
abort code. Setting the ABT bit to a logic 1 causes the 01111111 code (the 0
is transmitted first) to be transmitted after the current byte from the TDPR
FIFO is transmitted. The TDPR FIFO is then reset. All data in the TDPR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com