Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 235 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 235 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 231Page - PMC-Sierra, Inc PM7346 Datasheet HTML 232Page - PMC-Sierra, Inc PM7346 Datasheet HTML 233Page - PMC-Sierra, Inc PM7346 Datasheet HTML 234Page - PMC-Sierra, Inc PM7346 Datasheet HTML 235Page - PMC-Sierra, Inc PM7346 Datasheet HTML 236Page - PMC-Sierra, Inc PM7346 Datasheet HTML 237Page - PMC-Sierra, Inc PM7346 Datasheet HTML 238Page - PMC-Sierra, Inc PM7346 Datasheet HTML 239Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 235 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 214
Register 05CH, 15CH, 25CH, 35CH: TDPR Interrupt Status/UDR Clear
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
R
FULL
X
Bit 5
R
BLFILL
X
Bit 4
R
Unused
X
Bit 3
R
FULLI
X
Bit 2
R
OVRI
X
Bit 1
R
UDRI
X
Bit 0
R
LFILLI
X
Consecutive writes to the TDPR Configuration, TDPR Interrupt Status/UDR
Clear, and TDPR Transmit Data register and reads of the TDPR Interrupt
Status/UDR Clear register should not occur at rates greater than 1/8th that of the
clock selected by the LINESYSCLK bit of the S/UNI-QJET Misc. register (09BH,
19BH, 29BH, 39BH).
LFILLI:
The LFILLI bit will transition to logic 1 when the TDPR FIFO level transitions
to empty or falls below the value of LINT[6:0] programmed in the TDPR Lower
Interrupt Threshold register. LFILLI will assert INTB if it is a logic 1 and
LFILLE is programmed to logic 1. LFILLI is cleared when this register is read.
UDRI:
The UDRI bit will transition to 1 when the TDPR FIFO underruns. That is, the
TDPR was in the process of transmitting a packet when it ran out of data to
transmit. UDRI will assert INTB if it is a logic 1 and UDRE is programmed to
logic 1. UDRI is cleared when this register is read.
OVRI:
The OVRI bit will transition to 1 when the TDPR FIFO overruns. That is, the
TDPR FIFO was already full when another data byte was written to the TDPR
Transmit Data register. OVRI will assert INTB if it is a logic 1 and OVRE is
programmed to logic 1. OVRI is cleared when this register is read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com