Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 276 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 276 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 272Page - PMC-Sierra, Inc PM7346 Datasheet HTML 273Page - PMC-Sierra, Inc PM7346 Datasheet HTML 274Page - PMC-Sierra, Inc PM7346 Datasheet HTML 275Page - PMC-Sierra, Inc PM7346 Datasheet HTML 276Page - PMC-Sierra, Inc PM7346 Datasheet HTML 277Page - PMC-Sierra, Inc PM7346 Datasheet HTML 278Page - PMC-Sierra, Inc PM7346 Datasheet HTML 279Page - PMC-Sierra, Inc PM7346 Datasheet HTML 280Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 276 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 255
RTIMIE:
The receive trace identifier mismatch interrupt enable (RTIMIE) controls the
activation of the interrupt output when comparison between the accepted
trace identifier message and the expected trace identifier message changes
state from match to mismatch and vice versa. When RTIMIE is set high,
changes in match state will activate the interrupt output. When RTIMIE set
low, trail trace message match state changes will not affect INTB.
RTIUIE:
The receive trace identifier unstable interrupt enable (RTIUIE) control the
activation of the interrupt output when the receive trace identifier message
changes state from stable to unstable and vice versa. When RTIUIE is set
high, changes in the state of the trail trace message unstable indication will
activate the interrupt output. When RTIUIE set low, trail trace unstable state
changes will not effect INTB.
RRAMACC:
The receive RAM access (RRAMACC) control bit is used by the
microprocessor to identify that the access from the microprocessor is to the
receive trace buffers (addresses 0 - 127) or to the transmit trace buffer
(addresses 128 - 191). When RRAMACC is set high, subsequent
microprocessor read and write accesses are directed to the receive side trace
buffers. When RRAMACC is set low, microprocessor accesses are directed
to the transmit side trace buffer.
ZEROEN:
The zero enable bit (ZEROEN) enables TIM assertion and removal based on
an all ZEROs path trace message string. When ZEROEN is set high, all
ZEROs path trace message strings are considered when entering and exiting
TIM states. When ZEROEN is set low, all ZEROs path trace message strings
are ignored.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com