Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 143 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 143 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 139Page - PMC-Sierra, Inc PM7346 Datasheet HTML 140Page - PMC-Sierra, Inc PM7346 Datasheet HTML 141Page - PMC-Sierra, Inc PM7346 Datasheet HTML 142Page - PMC-Sierra, Inc PM7346 Datasheet HTML 143Page - PMC-Sierra, Inc PM7346 Datasheet HTML 144Page - PMC-Sierra, Inc PM7346 Datasheet HTML 145Page - PMC-Sierra, Inc PM7346 Datasheet HTML 146Page - PMC-Sierra, Inc PM7346 Datasheet HTML 147Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 122
Register 00EH, 10EH, 20EH, 30EH: SPLT Diagnostics and G1 Octet
Bit
Type
Function
Default
Bit 7
R/W
DPFRM
0
Bit 6
R/W
DAFRM
0
Bit 5
R/W
DB1
0
Bit 4
R/W
DFEBE
0
Bit 3
R/W
YEL
0
Bit 2
R/W
LSS[2]
0
Bit 1
R/W
LSS[1]
0
Bit 0
R/W
LSS[0]
0
LSS[2:0]:
The LSS[2:0] bits control the value inserted in the link status signal code bit
positions of the path status octet (G1). These bits should be written with logic
0 when implementing an ATM Forum UNI-compliant DS3 interface.
YEL:
The YEL bit controls the yellow signal bit position in the path status octet
(G1). When a logic 1 is written to YEL, the PLCP yellow alarm signal is
transmitted.
DFEBE:
The DFEBE bit controls the insertion of far end block errors in the PLCP
frame. When DFEBE is written with a logic 1, a single FEBE is inserted each
PLCP frame. When DFEBE is written with a logic 0, FEBEs are indicated
based on receive PLCP bit interleaved parity errors.
DB1:
The DB1 bit controls the insertion of bit interleaved parity (BIP) errors in the
PLCP frame. When DB1 is written with a logic 1, a single BIP error is
inserted in each PLCP frame. When DB1 is written with a logic 0, the bit
interleaved parity is calculated and inserted normally.
DAFRM:
The DAFRM bit controls the insertion of frame alignment pattern errors.
When DAFRM is written with a logic 1, a single bit error is inserted in each A1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com