Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 148 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 148 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 144Page - PMC-Sierra, Inc PM7346 Datasheet HTML 145Page - PMC-Sierra, Inc PM7346 Datasheet HTML 146Page - PMC-Sierra, Inc PM7346 Datasheet HTML 147Page - PMC-Sierra, Inc PM7346 Datasheet HTML 148Page - PMC-Sierra, Inc PM7346 Datasheet HTML 149Page - PMC-Sierra, Inc PM7346 Datasheet HTML 150Page - PMC-Sierra, Inc PM7346 Datasheet HTML 151Page - PMC-Sierra, Inc PM7346 Datasheet HTML 152Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 127
Register 011H, 111H, 211H, 311H: PMON Interrupt Enable/Status
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
Unused
X
Bit 3
Unused
X
Bit 2
R/W
INTE
0
Bit 1
R
INTR
X
Bit 0
R
OVR
X
OVR:
The OVR bit indicates the overrun status of the PMON holding registers. A
logic 1 in this bit position indicates that a previous interrupt has not been
cleared before the end of the next accumulation interval, and that the
contents of the holding registers have been overwritten. A logic 0 indicates
that no overrun has occurred. This bit is reset to logic 0 when this register is
read.
INTR:
The INTR bit indicates the current status of the interrupt signal. A logic 1 in
this bit position indicates that a transfer of counter values to the holding
registers has occurred; a logic 0 indicates that no transfer has occurred. The
INTR bit is set to logic 0 when this register is read.
INTE:
The INTE bit enables the generation of an interrupt when the PMON counter
values are transferred to the holding registers. When a logic 1 is written to
INTE, the interrupt generation is enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com