82G33 datasheet(339/437 Pages) INTEL

339 / 437 page

Intel® Management Engine (ME) Subsystem Registers (D3:F0,F1,F2,F3)

Datasheet

339

9.4.9

KTIBA—KT IO Block Base Address

B/D/F/Type:

0/3/3/PCI

Address Offset:

10–13h

Default Value:

00000001h

Access:

RO, RW

Size:

32 bits

This register provides the base address for the 8-byte I/O space for KT.

Note: Reset: Host system Reset or D3->D0 transition.

Bit

Access &

Default

Description

31:16

0000h

Reserved

15:3

0000h

Base Address (BAR): This field provides the base address of the I/O

space (8 consecutive I/O locations)

2:1

00b

Reserved

Resource Type Indicator (RTE): Indicates a request for I/O space

9.4.10

KTMBA—KT Memory Block Base Address

B/D/F/Type:

0/3/3/PCI

Address Offset:

14–17h

Default Value:

00000000h

Access:

RO, RW

Size:

32 bits

This register provides the base address of memory-mapped space.

Note: Reset: Host system Reset or D3->D0 transition.

Bit

Access &

Default

Description

31:12

00000h

Base Address (BAR): This field provides the base address of the

memory-mapped IO BAR

11:4

00h

Reserved

Prefetchable (PF): Indicates that this range is not pre-fetchable.

2:1

00b

Type (TP): Indicates that this range can be mapped anywhere in 32-

bit address space.

Resource Type Indicator (RTE): Indicates a request for register

memory space.

82G33 Datasheet(PDF) 339 Page - Intel Corporation

82G33 Datasheet(HTML) 339 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL