C508 datasheet(59/93 Pages) INFINEON

59 / 93 page

C508

Data Sheet

2000-08

State of Pins in Software Initiated Power Saving Modes

In the idle mode and power down mode, the port pins of the C508 have well defined

states which is listed in the following Table 12. The state of some pins also depends on

the location of the code memory (internal or external).

In the power down mode of operation,

VDD can be reduced to minimize power

consumption. It must be ensured, however, that

VDD is not reduced before the power

down mode is invoked and the

VDD is restored to its normal operation level, before the

power down mode is terminated. Table 13 gives a general overview of the entry and exit

procedures of the power saving modes.

Table 12

Status of External Pins During Idle and

Software Power Down Mode

Outputs

Last Instruction Executed from

Internal Code Memory

Last Instruction Executed from

External Code Memory

Idle

Power Down

Idle

Power Down

ALE

High

Low

High

Low

PSEN

High

Low

High

Low

PORT 0

Data

Float

PORT 2

DataDataAddress

Data

PORT 1, 3, 4, 5 Data / alternate

outputs

Data /

last output

Data / alternate

outputs

Data / last

output

C508 Datasheet(PDF) 59 Page - Infineon Technologies AG

C508 Datasheet(HTML) 59 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL