C508 datasheet(64/93 Pages) INFINEON

64 / 93 page

C508

Data Sheet

2000-08

Pin Definitions

Table 14 contains the functional description of all C508-4E pins which are required for

OTP memory programming.

Table 14

Pin Definitions and Functions of the C508-4E

in Programming Mode

Symbol

Pin Number

I/O1) Function

P-MQFP-64-1 P-SDIP-64-2

RESET

Reset

This input must be at static ‘1’ (active) level

throughout the entire programming mode.

PMSEL0

PMSEL1

Programming mode selection pins

These pins are used to select the different

access modes in programming mode. PMSEL1,0

must satisfy a setup time to the rising edge of

PALE. When the logic level of PMSEL1,0 is

changed, PALE must be at low level.

PSEL

Basic programming mode select

This input is used for the basic programming

mode selection and must be switched according

to Figure 31.

PRD

Programming mode read strobe

This input is used for read access control for OTP

memory read, version byte read, and lock bit

read operations.

PALE

Programming address latch enable

PALE is used to latch the high address lines. The

high address lines must satisfy a setup and hold

time to/from the falling edge of PALE. PALE must

be at low level when the logic level of PMSEL1,0

is changed.

XTAL2

Output of the inverting oscillator amplifier.

PMSEL1 PMSEL0 Access Mode

Reserved

Read signature bytes

Program/read lock bits

Program/read OTP

memory byte

C508 Datasheet(PDF) 64 Page - Infineon Technologies AG

C508 Datasheet(HTML) 64 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL