| Electronic Components Datasheet Search |
|
ADSP-BF705BBCZ-4 Datasheet(PDF) 83 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-BF705BBCZ-4 Datasheet(HTML) 83 Page - Analog Devices |
|
83 / 116 page ![]() Rev. A | Page 83 of 116 | September 2015 ADSP-BF700/701/702/703/704/705/706/707 The SPT_TDV output signal becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPT_TDV is asserted for communication with external devices. Table 52. Serial Ports—Transmit Data Valid (TDV) VDD_EXT 1.8V Nominal VDD_EXT 3.3V Nominal Parameter Min Max Min Max Unit Switching Characteristics tDRDVEN Data-Valid Enable Delay from Drive Edge of External Clock1 1 Referenced to drive edge. 2.5 2.5 ns tDFDVEN Data-Valid Disable Delay from Drive Edge of External Clock1 17.5 14.5 ns tDRDVIN Data-Valid Enable Delay from Drive Edge of Internal Clock 1 –4.5 –3.5 ns tDFDVIN Data-Valid Disable Delay from Drive Edge of Internal Clock 1 22 ns Figure 29. Serial Ports—Transmit Data Valid Internal and External Clock DRIVE EDGE DRIVE EDGE SPT_CLK (SPORT CLOCK EXTERNAL) tDRDVEN tDFDVEN DRIVE EDGE DRIVE EDGE SPT_CLK (SPORT CLOCK INTERNAL) tDRDVIN tDFDVIN SPT_A/BTDV SPT_A/BTDV |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |