| Electronic Components Datasheet Search |
|
DM504 Datasheet(PDF) 62 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DM504 Datasheet(HTML) 62 Page - Texas Instruments |
|
62 / 211 page ![]() 62 DM504 SPRS977A – NOVEMBER 2016 – REVISED JANUARY 2017 www.ti.com Submit Documentation Feedback Specifications Copyright © 2016–2017, Texas Instruments Incorporated 5 Specifications NOTE For more information, see Power, Reset and Clock Management / PRCM Subsystem Environment / External Voltage Inputs or Initialization / Preinitialization / Power Requirements section of the Device TRM. NOTE The index numbers 1, 2 and 3 which are part of the EMIF signal prefixes (ddr1_* and *_ddr2 etc.) listed in Section 4.3.8, EMIF Signal Descriptions, column "SIGNAL NAME" are not to be confused with DDR1, DDR2 and DDR3 types of SDRAM memories. NOTE Audio Back End (ABE) module is not supported for this family of devices, but “ABE” name is still present in some clock or DPLL names. CAUTION All IO Cells are NOT Fail-safe compliant and should not be externally driven in absence of their IO supply. 5.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) PARAMETER(1) MIN MAX UNIT VSUPPLY (Steady-State) Supply Voltage Ranges (Steady- State) Core (vdd, vdd_dspeve, vdd_mem) -0.3 1.5 V Analog (vdda_per, vdda_ddr_dsp, vdda_gmac_core, vdda_osc, vdda_csi, vdda_dac, vdda_adc, vdda_spi) -0.3 2.0 V vdds_ddr -0.3 1.26 V vdds18v, vdds18v_ddr1, vdds18v_ddr2, vdds18v_ddr3, vdds18_mem -0.3 2.1 V vddshv1-6 (1.8V mode) -0.3 2.1 V vddshv1-6 (3.3V mode) -0.3 3.8 V VIO (Steady-State) Input and Output Voltage Ranges (Steady-State) Core I/Os -0.3 1.5 V I/O 1.2V -0.3 1.26 V 1.8V I/Os -0.3 2.1 V 3.3V I/Os -0.3 3.8 V SR Maximum slew rate, all supplies 105 V/s VIO (Transient Overshoot / Undershoot) Input and Output Voltage Ranges (Transient Overshoot / Undershoot) Note: valid for up to 20% of the signal period 0.2*VDD (4) V TJ Operating junction temperature range Automotive -40 +125 °C TSTG Storage temperature range after soldered onto PC Board -55 +150 °C Latch-up I-Test I-test(5), All I/Os (if different levels then one line per level) -100 100 mA Latch-up OV-Test Over-voltage Test(6), All supplies (if different levels then one line per level) N/A 1.5*VSup ply max V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |