Electronic Components Datasheet Search
  English  ▼

X  

AD9174 Datasheet(PDF) 119 Page - Analog Devices

Part # AD9174
Description  Dual, 16-Bit, 12.6 GSPS RF DAC and Direct Digital Synthesizer
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9174 Datasheet(HTML) 119 Page - Analog Devices

Back Button AD9174 Datasheet HTML 115Page - Analog Devices AD9174 Datasheet HTML 116Page - Analog Devices AD9174 Datasheet HTML 117Page - Analog Devices AD9174 Datasheet HTML 118Page - Analog Devices AD9174 Datasheet HTML 119Page - Analog Devices AD9174 Datasheet HTML 120Page - Analog Devices AD9174 Datasheet HTML 121Page - Analog Devices AD9174 Datasheet HTML 122Page - Analog Devices AD9174 Datasheet HTML 123Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 164 page
background image
Data Sheet
AD9174
Rev. A | Page 119 of 164
Addr.
Name
Bits
Bit Name
Settings
Description
Reset
Access
0x307
LMFC_VAR_1
[7:6]
RESERVED
Reserved.
0x0
R
[5:0]
LMFC_VAR_1
Variable delay buffer, Link 1. These bits set
when data is read from a buffer to be con-
sistent across links and power cycles (in units
of PCLK cycles). The maximum value is 0xC.
0x3F
R/W
0x308
XBAR_LN_0_1
[7:6]
RESERVED
Reserved.
0x0
R
[5:3]
LOGICAL_LANE1_
SRC
Logical Lane 1 source. These bits select a
physical lane to be mapped onto Logical
Lane 1.
0x1
R/W
000
Data is from SERDIN0±.
001
Data is from SERDIN1±.
010
Data is from SERDIN2±.
011
Data is from SERDIN3±.
100
Data is from SERDIN4±.
101
Data is from SERDIN5±.
110
Data is from SERDIN6±.
111
Data is from SERDIN7±.
[2:0]
LOGICAL_LANE0_
SRC
Logical Lane 0 source. These bits select a
physical lane to be mapped onto Logical
Lane 0.
0x0
R/W
000
Data is from SERDIN0±.
001
Data is from SERDIN1±.
010
Data is from SERDIN2±.
011
Data is from SERDIN3±.
100
Data is from SERDIN4±.
101
Data is from SERDIN5±.
110
Data is from SERDIN6±.
111
Data is from SERDIN7±.
0x309
XBAR_LN_2_3
[7:6]
RESERVED
Reserved.
0x0
R
[5:3]
LOGICAL_LANE3_
SRC
Logical Lane 3 source. These bits select a
physical lane to be mapped onto Logical
Lane 3.
0x3
R/W
000
Data is from SERDIN0±.
001
Data is from SERDIN1±.
010
Data is from SERDIN2±.
011
Data is from SERDIN3±.
100
Data is from SERDIN4±.
101
Data is from SERDIN5±.
110
Data is from SERDIN6±.
111
Data is from SERDIN7±.
[2:0]
LOGICAL_LANE2_
SRC
Logical Lane 2 source. These bits select a
physical lane to be mapped onto Logical
Lane 2.
0x2
R/W
000
Data is from SERDIN0±.
001
Data is from SERDIN1±.
010
Data is from SERDIN2±.
011
Data is from SERDIN3±.
100
Data is from SERDIN4±.
101
Data is from SERDIN5±.
110
Data is from SERDIN6±.
111
Data is from SERDIN7±.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com