DP8496 datasheet(73/92 Pages) NSC

73 / 92 page

70 AC Specifications (Continued)

78 INTERRUPTS

(Note 1)

TLF11212 – 42

Symbol

Parameter

Formula

BCLK e 20 MHz

Units

Min

Max

wraint

WR Strobe Assertion to INT Deassertion

wrdint

WR Strobe Deassertion to INT Assertion

Min e 2bcp

100

180

Max e 3bcp a 30

Note 1

This waveform represents when the Disk Interrupt or SCSI Interrupt register is written to but interrupts are still pending

79 BUFFER MEMORY STATIC RAM READ

TLF11212 – 43

Symbol

Parameter

Formula

BCLK e 20 MHz

Units

Min

Max

cash

BCLK to Address Strobe High

casl

BCLK to Address Strobe Low

asw

Address Strobe Width

bcp b 545

asrd

Address Strobe to RD Strobe

bch b 518

rdw

RD Strobe Width

W a bcp a bcl b 568

rdd

RD Strobe to Data

W a bcp a bcl b 13

Data Setup to RD Strobe

Data Hold from RD Strobe

adsas

Address Setup to Address Strobe

bcl b 518

910

adsd

Address Setup to Data

W a 2bcp a bcl b 13

110

911

adhrd

Address Hold from RD Strobe

bch b 15

912

adhas

Address Hold from Address

bch b 15

8ns

Strobe (16-Bit Mode)

Note 1

While in the 8-bit mode the last waveform is not used While in the 16-bit mode the last waveform is used and the previous waveform represents AB3 and

AB4 only

Note 2

bcp bcl

bch refer to the BCLK frequency in use

Note 3

If the Wait States field in the Setup 1 register is ‘‘00’’ then W e 0 Otherwise W e bcp

DP8496 Datasheet(PDF) 73 Page - National Semiconductor (TI)

DP8496 Datasheet(HTML) 73 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL