Electronic Components Datasheet Search
  English  ▼

X  

AMD-761 Datasheet(PDF) 55 Page - Advanced Micro Devices

Part # AMD-761
Description  AMD-761-TM System Controller Software/BIOS Design Guide
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-761 Datasheet(HTML) 55 Page - Advanced Micro Devices

Back Button AMD-761 Datasheet HTML 51Page - Advanced Micro Devices AMD-761 Datasheet HTML 52Page - Advanced Micro Devices AMD-761 Datasheet HTML 53Page - Advanced Micro Devices AMD-761 Datasheet HTML 54Page - Advanced Micro Devices AMD-761 Datasheet HTML 55Page - Advanced Micro Devices AMD-761 Datasheet HTML 56Page - Advanced Micro Devices AMD-761 Datasheet HTML 57Page - Advanced Micro Devices AMD-761 Datasheet HTML 58Page - Advanced Micro Devices AMD-761 Datasheet HTML 59Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 264 page
background image
Chapter 2
AMD-761™ System Controller Programmer’s Interface
43
24081D—February 2002
AMD-761™ System Controller Software/BIOS Design Guide
Preliminary Information
Programming Notes
Bit Definitions
Extended BIU Control (Dev0:F0:0x44)
Bit
Name
Function
31–11
Reserved
Reserved
15–14
Reserved
Reserved
10–8
P0_WrDataDly
Write Data Delay
P0_WrDataDly is the time in SYSCLK periods from the launch of a SysDC WriteData
command until the launch of the first data object by the processor. This value is a
calculated part of the SIP stream. This value is not provided in the BIU SIP register and is
thus provided here.
7-4
Reserved
Reserved
3
P0_2BitPF
Two Bit Times Per Frame Enable
This bit enables the use of the two bit time commands on the AMD Athlon™ processor
system bus. This bit must be set when connected to an AMD Athlon processor and
disabled when connected to an Alpha processor. For proper operation, BIOS must not
clear this bit once it has been set.
0 = Two-bit time commands disabled
1 = Two-bit time commands enabled (AMD Athlon processor only)
2–0
Reserved
Reserved
These bits must be written with 0 (cleared) for normal operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com