Electronic Components Datasheet Search
  English  ▼

X  

STAC9752A Datasheet(PDF) 17 Page - Integrated Device Technology

Part # STAC9752A
Description  AC??7 2.3 CODECS WITH STEREO MICROPHONE & UNIVERSAL JACK
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

STAC9752A Datasheet(HTML) 17 Page - Integrated Device Technology

Back Button STAC9752A Datasheet HTML 13Page - Integrated Device Technology STAC9752A Datasheet HTML 14Page - Integrated Device Technology STAC9752A Datasheet HTML 15Page - Integrated Device Technology STAC9752A Datasheet HTML 16Page - Integrated Device Technology STAC9752A Datasheet HTML 17Page - Integrated Device Technology STAC9752A Datasheet HTML 18Page - Integrated Device Technology STAC9752A Datasheet HTML 19Page - Integrated Device Technology STAC9752A Datasheet HTML 20Page - Integrated Device Technology STAC9752A Datasheet HTML 21Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 106 page
background image
STAC9752A/9753A
AC’97 2.3 CODECS WITH STEREO MICROPHONE & UNIVERSAL JACK
PC AUDIO
IDT™
17
STAC9752A/9753A
V 1.5 1206
AC’97 2.3 CODECS WITH STEREO MICROPHONE & UNIVERSAL JACK
2.2.3.
Clocks
Figure 4. Clocks Timing
2.2.4.
STAC9752A/9753A Crystal Elimination Circuit and Clock Frequencies
The STAC9752A/9753A supports several clock frequency inputs as described in the following table.
In general, when a 24.576MHz crystal is not used, the XTALOUT pin should be tied to ground. This
short to ground configures the part into an alternate clock mode and enables an on board PLL.
CODEC Modes:
P = The STAC9752A/9753A as a Primary CODEC
S = The STAC9752A/9753A as a Secondary CODEC.
Parameter
Symbol
Min
Typ
Max
Units
BIT_CLK frequency
-
12.288
-
MHz
BIT_CLK period
Tclk_period
-
81.4
-
ns
BIT_CLK output jitter
-
750
-
ps
BLT_CLK high pulse width (Note 1)
Tclk_high
36
40.7
45
ns
BIT_CLK low pulse width (Note 1)
Tclk_low
36
40.7
45
ns
SYNC frequency
-
48.0
-
KHz
SYNC period
Tsync_period
-
20.8
-
µs
SYNC high pulse width
Tsync_high
-
1.3
-
µs
SYNC low pulse width
Tsync_low
-
19.5
-
µs
Note:
1.
Worst case duty cycle restricted to 45/55.
Table 1. Clock mode configuration
XTL_OUT Pin Config
CID1 Pin Config
CID0 pin config
Clock Source Input
CODEC Mode
CODEC
ID
XTAL
float
float
24.576MHz xtal
P
0
XTAL or open
float
pulldown
12.288MHz bit clk
S
1
XTAL or open
pulldown
float
12.288MHz bit clk
S
2
XTAL or open
pulldown
pulldown
12.288MHz bit clk
S
3
short to ground
float
float
14.31818MHz source
P
0
short to ground
float
pulldown
27MHz source
P
0
SYNC
BIT_CLK
Tclk_high
Tclk_low
Tclk_period
Tsync_high
Tsync_period
Tsync_low



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com