Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 213 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 213 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 209Page - PMC-Sierra, Inc PM7346 Datasheet HTML 210Page - PMC-Sierra, Inc PM7346 Datasheet HTML 211Page - PMC-Sierra, Inc PM7346 Datasheet HTML 212Page - PMC-Sierra, Inc PM7346 Datasheet HTML 213Page - PMC-Sierra, Inc PM7346 Datasheet HTML 214Page - PMC-Sierra, Inc PM7346 Datasheet HTML 215Page - PMC-Sierra, Inc PM7346 Datasheet HTML 216Page - PMC-Sierra, Inc PM7346 Datasheet HTML 217Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 213 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 192
Register 049H, 149H, 249H, 349H: J2-FRMR Error/Xbit Interrupt Status
Bit
Type
Function
Default
Bit 7
R
CRCEI
X
Bit 6
R
FRMEI
X
Bit 5
R
BPVI
X
Bit 4
R
EXZI
X
Bit 3
R
XBITI
X
Bit 2
R
X3
X
Bit 1
R
X2
X
Bit 0
R
X1
X
CRCEI
The CRCEI bit is set to logic 1 if a failed CRC-5 check occurs. CRCEI is
cleared when this register is read.
FRMEI
The FRMEI bit is set to logic 1 if an errored framing bit occurs. FRMEI is
cleared when this register is read.
BPVI
The BPVI bit is set to logic 1 if a bipolar violation that is not part of a valid
B8ZS code occurs (when UNI is logic 0 in the J2-FRMR Configuration
Register) or if a 0 to 1 transition is detected on RLCV (when UNI is logic 1).
BPVI is cleared when this register is read.
EXZI
The EXZI bit is set to logic 1 upon reception of eight-or-more consecutive
zeroes. EXZI remains logic 0 while UNI is set to logic 1 in the J2_FRMR
Configuration Register. EXZI is cleared when this register is read.
XBITI
The XBITI bit is set to logic 1 if a change in the debounced (if XBIT_DEB is
set to logic 1) x-bits (X1, X2, and X3) is detected. XBITI is cleared when this
register is read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com