Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 267 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 267 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 263Page - PMC-Sierra, Inc PM7346 Datasheet HTML 264Page - PMC-Sierra, Inc PM7346 Datasheet HTML 265Page - PMC-Sierra, Inc PM7346 Datasheet HTML 266Page - PMC-Sierra, Inc PM7346 Datasheet HTML 267Page - PMC-Sierra, Inc PM7346 Datasheet HTML 268Page - PMC-Sierra, Inc PM7346 Datasheet HTML 269Page - PMC-Sierra, Inc PM7346 Datasheet HTML 270Page - PMC-Sierra, Inc PM7346 Datasheet HTML 271Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 267 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 246
Register 082H, 182H, 282H, 382H: TXCP-50 Cell Count Status
Bit
Type
Function
Default
Bit 7
R/W
XFERE
0
Bit 6
R
XFERI
X
Bit 5
R
OVR
X
Bit 4
Unused
X
Bit 3
R/W
Reserved
1
Bit 2
R/W
Reserved
0
Bit 1
R/W
Reserved
0
Bit 0
R/W
Reserved
0
Reserved:
These bits should be set to their default values for proper operation
XFERI:
The XFERI bit indicates that a transfer of Transmit Cell Count data has
occurred. A logic 1 in this bit position indicates that the Transmit Cell Count
registers have been updated. This update is initiated by writing to one of the
Transmit Cell Count register locations or to the S/UNI-QJET Identification,
Master Reset, and Global Monitor Update register. XFERI is set to logic 0
when this register is read.
OVR:
The OVR bit is the overrun status of the Transmit Cell Count registers. A logic
1 in this bit position indicates that a previous transfer (indicated by XFERI
being logic 1) has not been acknowledged before the next accumulation
interval has occurred and that the contents of the Transmit Cell Count
registers have been overwritten. OVR is set to logic 0 when this register is
read.
XFERE:
The XFERE bit enables the generation of an interrupt when an accumulation
interval is completed and new values are stored in the Transmit Cell Count
registers. When XFERE is set to logic 1, the interrupt is enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com