Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 265 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 265 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 261Page - PMC-Sierra, Inc PM7346 Datasheet HTML 262Page - PMC-Sierra, Inc PM7346 Datasheet HTML 263Page - PMC-Sierra, Inc PM7346 Datasheet HTML 264Page - PMC-Sierra, Inc PM7346 Datasheet HTML 265Page - PMC-Sierra, Inc PM7346 Datasheet HTML 266Page - PMC-Sierra, Inc PM7346 Datasheet HTML 267Page - PMC-Sierra, Inc PM7346 Datasheet HTML 268Page - PMC-Sierra, Inc PM7346 Datasheet HTML 269Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 265 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 244
Register 081H, 181H, 281H, 381H: TXCP-50 Configuration 2
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
R/W
TCAINV
0
Bit 3
R/W
FIFODP[1]
0
Bit 2
R/W
FIFODP[0]
0
Bit 1
R/W
DHCS
0
Bit 0
R/W
HCSCTLEB
0
HCSCTLEB:
The active low HCS control enable, HCSCTLEB bit enables the XORing of
the HCS Control byte with the generated HCS. When set to logic zero, the
HCS Control byte provided in the third word of the 27 word data structure is
XORed with the generated HCS. When set to logic one, XORing is disabled
and the HCS Control byte is ignored.
DHCS:
The DHCS bit controls the insertion of HCS errors for diagnostic purposes.
When DHCS is set to logic one, the HCS octet is inverted prior to insertion in
the synchronous payload envelope. DHCS takes effect unconditionally
regardless of whether a null/unassigned cell is being transmitted or whether
the HCS octet has been read from the FIFO. DHCS occurs after any error
insertion caused by the Control Byte in the 27-word data structure.
FIFODP[1:0]:
The FIFODP[1:0] bits determine the transmit FIFO cell depth at which TCA
and DTCA[x] de-assert. FIFO depth control may be important in systems
where the cell latency through the TXCP-50 must be minimized. When the
FIFO is filled to the specified depth, the transmit cell available signal, TCA
(and DTCA[x]) is deasserted. Note that regardless of what fill level
FIFODP[1:0] is set to, the transmit cell processor can store 4 complete cells.
The selectable FIFO cell depths are shown below:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com