Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 293 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 293 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 289Page - PMC-Sierra, Inc PM7346 Datasheet HTML 290Page - PMC-Sierra, Inc PM7346 Datasheet HTML 291Page - PMC-Sierra, Inc PM7346 Datasheet HTML 292Page - PMC-Sierra, Inc PM7346 Datasheet HTML 293Page - PMC-Sierra, Inc PM7346 Datasheet HTML 294Page - PMC-Sierra, Inc PM7346 Datasheet HTML 295Page - PMC-Sierra, Inc PM7346 Datasheet HTML 296Page - PMC-Sierra, Inc PM7346 Datasheet HTML 297Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 293 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 272
PS:
The PS bit selects the generated pattern. When PS is a logic 1, a repetitive
pattern is generated. When PS is a logic 0, a pseudo-random pattern is
generated.
The PS bit must be programmed to the desired setting before programming
any other PRGD registers, or the transmitted pattern may be corrupted. Any
time the setting of the PS bit is changed, the rest of the PRGD registers
should be reprogrammed.
TINV:
The TINV bit controls the logical inversion of the generated data stream.
When TINV is a logic 1, the data is inverted. When TINV is a logic 0, the data
is not inverted
RINV:
The RINV bit controls the logical inversion of the receive data stream before
processing. When RINV is a logic 1, the received data is inverted before
being processed by the pattern detector. When RINV is a logic 0, the
received data is not inverted
AUTOSYNC:
The AUTOSYNC bit enables the automatic resynchronization of the pattern
detector. The automatic resynchronization is activated when 6 or more bit
errors are detected in the last 64 bit periods. When AUTOSYNC is a logic 1,
the auto resync feature is enabled. When AUTO SYNC is a logic 0, the auto
sync feature is disabled, and pattern resynchronization is accomplished using
the MANSYNC bit.
MANSYNC:
The MANSYNC bit is used to initiate a manual resynchronization of the
pattern detector. A low to high transition on MANSYNC initiates the
resynchronization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com