| Electronic Components Datasheet Search |
|
TMPR3916 Datasheet(PDF) 182 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR3916 Datasheet(HTML) 182 Page - Toshiba Semiconductor |
|
182 / 225 page ![]() Chapter 10 Asynchronous Serial Interface (UART) Preliminary 10-7 10.1.8 Parity Control During transmission, parity information is generated when the data is written to the transmitter shift register. The information is stored • in bit 7 of the transmitter shift register for 7-bit data length or • in TWUB of the line control register for 8-bit data length. During reception, the parity check is executed when the data is written from receiver shift register to the receiver buffer. A parity error occurs when a difference between received and calculated parity bit is found. The check information is stored • in bit 7 of the read buffer for 7-bit data length or • in RWUB of the line control register for 8-bit data length. 10.1.9 Interrupts The UART can send three interrupt signals to the Interrupt Controller of the TMPR3916: • Transmit Interrupt • Receive Interrupt • Exception Interrupt A brief explanation of the meaning of each of these interrupts now follows, for further details refer to the Registers section of the document. It is possible to mask the interrupts by programming the SIDICR register. The cause of the interrupt, however, is latched and available for polling. Transmit Interrupt A Transmit Interrupt may occur when: • There is free space in the TX FIFO, hence new data may be written in the FIFO. Receive Interrupt A Receive Interrupt may occur when: • There is valid data in the RX FIFO, which has not been retrieved yet. • There is a Time Out on the Receiver and the Time Out is mapped on the RX interrupt (programming RIR bit of Interrupt Control Register) • There is an error (parity, frame or overrun) detected in the RX FIFO. Exception Interrupt A Status Interrupt may occur when: • There is a BREAK in the UART transfer (see section “10.1.11 Breaks”). • All data in transmit FIFO has been sent. • There is free space in TX FIFO. • A CTS active has been detected by the transmitter. • There is an Overrun Error. • There is a Frame error. • There is a Parity error. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |