Electronic Components Datasheet Search
  English  ▼

X  

7630 Datasheet(PDF) 56 Page - Renesas Technology Corp

Part # 7630
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7630 Datasheet(HTML) 56 Page - Renesas Technology Corp

Back Button 7630 Datasheet HTML 52Page - Renesas Technology Corp 7630 Datasheet HTML 53Page - Renesas Technology Corp 7630 Datasheet HTML 54Page - Renesas Technology Corp 7630 Datasheet HTML 55Page - Renesas Technology Corp 7630 Datasheet HTML 56Page - Renesas Technology Corp 7630 Datasheet HTML 57Page - Renesas Technology Corp 7630 Datasheet HTML 58Page - Renesas Technology Corp 7630 Datasheet HTML 59Page - Renesas Technology Corp 7630 Datasheet HTML 60Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 238 page
background image
1-40
7630 Group User’s Manual
+$5':$5(
WATCHDOG TIMER
The watchdog timer consists of two separate counters: one 7-bit
counter (WDH) and one 4-bit counter (WDL). Cascading both
counters or using the high-order counter allows only to select the
time-out from either 524288 or 32768 cycles of the internal clock
φ.
Refer to Fig. 43 and Fig. 44. Both counters are addressed by the
same watchdog timer register (WDT). When writing to this register,
both counters will be set to the following default values:
•
the high-order counter will be set to address 7F16
•
the low-order counter will be set to address F16
regardless of the data written to the WDT register. Reading the
watchdog timer register will return the corresponding control bit sta-
tus, not the counter contents.
Once the WDT register is written to, the watchdog timer starts count-
ing down and the watchdog timer interrupt is enabled. Once it is run-
ning, the watchdog timer cannot be disabled or stopped except by
reset. On a watchdog timer underflow, a non-maskable watchdog
timer interrupt will be requested.
To prevent the system being stopped by STP instruction, this instruc-
tion can be disabled by the STP instruction disable bit of WDT regis-
ter. Once the STP instruction is disabled, it cannot be enabled again
except by RESET.
Fig. 43 Block diagram of watchdog timer
Fig. 44 Structure of watchdog timer register (
φ is internal clock system)
1/256
φ
WDT interrupt
WDL counter (4)
WDH counter (7)
WDT7
“F16”“7F16”
WDT register (8)
“1”
“0”
Not used (undefined when read)
Stop instruction disable bit
0 : Stop instruction enabled
1 : Execute two NOP instructions instead (once this bit is set to
“1” it can‘t be cleared to “0” again, except on RESET.)
Upper byte count source selection bit
0 : Underflow of the low order counter
1 :
φ divided by 256
70
Watchdog timer register (address 002E16)
WDT
WATCHDOG TIMER



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com