Electronic Components Datasheet Search
  English  ▼

X  

7630 Datasheet(PDF) 11 Page - Renesas Technology Corp

Part # 7630
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7630 Datasheet(HTML) 11 Page - Renesas Technology Corp

Back Button 7630 Datasheet HTML 7Page - Renesas Technology Corp 7630 Datasheet HTML 8Page - Renesas Technology Corp 7630 Datasheet HTML 9Page - Renesas Technology Corp 7630 Datasheet HTML 10Page - Renesas Technology Corp 7630 Datasheet HTML 11Page - Renesas Technology Corp 7630 Datasheet HTML 12Page - Renesas Technology Corp 7630 Datasheet HTML 13Page - Renesas Technology Corp 7630 Datasheet HTML 14Page - Renesas Technology Corp 7630 Datasheet HTML 15Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 238 page
background image
List of figures
7630 GROUP USER’S MANUAL
v
Fig. 48 Ceramic resonator circuit ........................................................................................ 1-43
Fig. 49 Block diagram of clock generating circuit ............................................................. 1-43
Fig. 50 Programming and testing of One Time PROM version ...................................... 1-44
Fig. 51 Circuit for measuring output switching characteristics ........................................ 1-49
Fig. 52 Timing diagram ......................................................................................................... 1-50
CHAPTER 2. APPLICATION
Fig. 2.1.1 Memory map of I/O port related registers .......................................................... 2-2
Fig. 2.1.2 Structure of Port Pi register (i = 0, 1, 2, 3, 4) ................................................. 2-3
Fig. 2.1.3 Structure of Port Pi direction register (i = 0, 1, 2, 3, 4) ................................. 2-3
Fig. 2.1.4 Structure of Port Pi pull-up register (i = 0, 2) ................................................... 2-4
Fig. 2.1.5 Structure of Port P1 pull-up register ................................................................... 2-4
Fig. 2.1.6 Structure of Port P3 pull-up control register ...................................................... 2-5
Fig. 2.1.7 Structure of Port P4 pull-up/down control register ............................................ 2-5
Fig. 2.1.8 Structure of Porarity control register ................................................................... 2-6
Fig. 2.1.9 External circuit example applying overvoltage to digital inputs ....................... 2-7
Fig. 2.2.1 Memory map of interrupt related registers ......................................................... 2-9
Fig. 2.2.2 Structure of Interrupt request register A ........................................................... 2-10
Fig. 2.2.3 Structure of Interrupt request register B ........................................................... 2-10
Fig. 2.2.4 Structure of Interrupt request register C .......................................................... 2-11
Fig. 2.2.5 Structure of Interrupt control register A ............................................................ 2-11
Fig. 2.2.6 Structure of Interrupt control register B ............................................................ 2-12
Fig. 2.2.7 Structure of Interrupt control register C ............................................................ 2-12
Fig. 2.2.8 Structure of Interrupt polarity selection register .............................................. 2-13
Fig. 2.2.9 Structure of Polarity control register ................................................................. 2-13
Fig. 2.2.10 Interrupt setting method (1) .............................................................................. 2-14
Fig. 2.2.11 Interrupt setting method (2) .............................................................................. 2-15
Fig. 2.2.12 Setting method for registers related to key-on wake-up interrupt (1) ........ 2-16
Fig. 2.2.13 Setting method for registers related to key-on wake-up interrupt (2) ........ 2-17
Fig. 2.3.1 Memory map of timer related registers ............................................................. 2-18
Fig. 2.3.2 Structure of Timer 1, Timer 3 ............................................................................ 2-19
Fig. 2.3.3 Structure of Timer 2 ............................................................................................ 2-19
Fig. 2.3.4 Structure of Timer 123 mode register ............................................................... 2-20
Fig. 2.3.5 Structure of Timer XL, Timer XH, Timer YL, Timer YH ................................. 2-20
Fig. 2.3.6 Structure of Timer X mode register .................................................................. 2-21
Fig. 2.3.7 Structure of Timer Y mode register .................................................................. 2-21
Fig. 2.3.8 Timers connection and division ratios [Clock function] .................................. 2-23
Fig. 2.3.9 Setting of related registers [Clock function] ..................................................... 2-24
Fig. 2.3.10 Control procedure [Clock function] .................................................................. 2-25
Fig. 2.3.11 A method for judging if input pulse exists ..................................................... 2-26
Fig. 2.3.12 Setting of related registers [Measurement of frequency] (1) ....................... 2-27
Fig. 2.3.13 Setting of related registers [Measurement of frequency] (2) ....................... 2-28
Fig. 2.3.14 Control procedure [Measurement of frequency] ............................................ 2-29
Fig. 2.3.15 Timer connection and division ratios [Measurement of pulse width] .......... 2-30
Fig. 2.3.16 Setting of related registers [Measurement of pulse width] .......................... 2-31
Fig. 2.3.17 Control procedure [Measurement of pulse width] (1) ................................... 2-32
Fig. 2.3.18 Control procedure [Measurement of pulse width] (2) ................................... 2-33
Fig. 2.4.1 Block diagram of CAN module ........................................................................... 2-35
Fig. 2.4.2 Memory map of CAN related registers ............................................................. 2-36
Fig. 2.4.3 Structure of CAN transmit control register ....................................................... 2-37
Fig. 2.4.4 Structure of CAN bus timing control register 1 ............................................... 2-37
Fig. 2.4.5 Structure of CAN bus timing control register 2 ............................................... 2-38



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com