Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 229 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 229 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 225Page - Intel Corporation 82G33 Datasheet HTML 226Page - Intel Corporation 82G33 Datasheet HTML 227Page - Intel Corporation 82G33 Datasheet HTML 228Page - Intel Corporation 82G33 Datasheet HTML 229Page - Intel Corporation 82G33 Datasheet HTML 230Page - Intel Corporation 82G33 Datasheet HTML 231Page - Intel Corporation 82G33 Datasheet HTML 232Page - Intel Corporation 82G33 Datasheet HTML 233Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 437 page
background image
PCI Express* Registers (D1:F0)
Datasheet
229
6.1.56
LE1D—Link Entry 1 Description
B/D/F/Type:
0/1/0/MMR
Address Offset:
150–153h
Default Value:
00000000h
Access:
RO, RWO
Size:
32 bits
This register provides the first part of a Link Entry which declares an internal link to
another Root Complex Element.
Bit
Access &
Default
Description
31:24
RO
00h
Target Port Number (TPN): This field specifies the port number
associated with the element targeted by this link entry (Express Port).
The target port number is with respect to the component that contains
this element as specified by the target component ID.
23:16
RWO
00h
Target Component ID (TCID): This field identifies the physical or
logical component that is targeted by this link entry.
15:2
RO
0000h
Reserved
1
RO
0b
Link Type (LTYP): This field indicates that the link points to memory-
mapped space (for RCRB). The link address specifies the 64-bit base
address of the target RCRB.
0
RWO
0b
Link Valid (LV):
0 = Link Entry is not valid and will be ignored.
1 = Link Entry specifies a valid link.
6.1.57
LE1A—Link Entry 1 Address
B/D/F/Type:
0/1/0/MMR
Address Offset:
158–15Fh
Default Value:
0000000000000000h
Access:
RO, RWO
Size:
64 bits
This register provides the second part of a Link Entry which declares an internal link to
another Root Complex Element.
Bit
Access &
Default
Description
63:32
RO
00000000h
Reserved
31:12
RWO
00000h
Link Address (LA): This field contains the memory-mapped base
address of the RCRB that is the target element (Express Port) for this
link entry.
11:0
RO
000h
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com